欢迎访问ic37.com |
会员登录 免费注册
发布采购

EM44CM1688LBC-3 参数 Datasheet PDF下载

EM44CM1688LBC-3图片预览
型号: EM44CM1688LBC-3
PDF下载: 下载PDF文件 查看货源
内容描述: JEDEC标准VDD / VDDQ [JEDEC Standard VDD/VDDQ]
分类和应用:
文件页数/大小: 29 页 / 660 K
品牌: EOREX [ EOREX CORPORATION ]
 浏览型号EM44CM1688LBC-3的Datasheet PDF文件第4页浏览型号EM44CM1688LBC-3的Datasheet PDF文件第5页浏览型号EM44CM1688LBC-3的Datasheet PDF文件第6页浏览型号EM44CM1688LBC-3的Datasheet PDF文件第7页浏览型号EM44CM1688LBC-3的Datasheet PDF文件第9页浏览型号EM44CM1688LBC-3的Datasheet PDF文件第10页浏览型号EM44CM1688LBC-3的Datasheet PDF文件第11页浏览型号EM44CM1688LBC-3的Datasheet PDF文件第12页  
EM44CM1688LBC
Recommended DC Operating Conditions
(V
DD
=1.8V±0.2V, T
A
=0° ~ 70°
C
C)
Symbol
Parameter
Test Conditions
IOUT = 0mA
BL = 4, CL = CL(IDD), AL = 0
tCK = tCK(IDD), tRC = tRC (IDD)
tRAS = tRASmin(IDD), tRCD = tRCD(IDD)
CKE=HIGH
CS=HIGH between valid commands
Address bus inputs are SWITCHING
Data pattern is same as IDD4W
All banks idle
tCK = tCK(IDD), CKE is LOW
Other control and address bus inputs are
STABLE
Data bus inputs are FLOATING
All banks idle
tCK = tCK(IDD), CKE is HIGH, CS is HIGH
Other control and address bus inputs are
SWITCHING
Data bus inputs are SWITCHING
All banks open
tCK = tCK(IDD), CKE is LOW
Other control and address bus inputs are
STABLE
Data bus inputs are FLOATING
All banks open
tCK = tCK(IDD), tRAS = tRASmax(IDD)
tRP = tRP(IDD), CKE is HIGH
CS is HIGH between valid commands
Other control and address bus inputs are
SWITCHING
Data bus inputs are SWITCHING
All banks open, Continuous burst writes
BL = 4, CL = CL(IDD), AL = 0
tCK = tCK(IDD), tRAS = tRASmax(IDD)
tRP = tRP(IDD), CKE is HIGH
CS is HIGH between valid commands
Address bus inputs are SWITCHING
Data bus inputs are SWITCHING
tCK = tCK(IDD)
Refresh command at every tRFC(IDD) interval
CKE is HIGH, CS is HIGH between valid
commands
Other control and address bus inputs are
SWITCHING
Data bus inputs are SWITCHING
CK and CK at 0 V, CKE 0.2 V
Other control and address bus inputs are
FLOATING, Data bus inputs are FLOATING
All bank interleaving reads
IOUT = 0mA, BL = 4, CL = CL(IDD)
AL = tRCD(IDD) - 1 x tCK(IDD)
tCK = tCK(IDD), tRC = tRC(IDD)
tRRD = tRRD(IDD), tFAW = tFAW(IDD)
tRCD = 1 x tCK(IDD), CKE is HIGH
CS is HIGH between valid commands
Address bus inputs are STABLE during
DESELECTs
Data pattern is same as IDD4R
-25(800)
-3(667)
Max
Units
I
DD1
Operating Current
(Note 1)
130
120
mA
I
DD2P
Precharge Standby Current
in Power Down Mode
Precharge Standby Current
in NON-power down mode
All banks idle
Active Standby Current in
Power Down Mode (A12=0)
Active Standby Current in
Power Down Mode (A12=1)
Active Standby Current
in Non-power Down Mode
10
10
mA
I
DD2N
40
35
mA
I
DD3P
I
DD3P
35
20
35
20
mA
mA
I
DD3N
90
80
mA
I
DD4W
I
DD4R
Operating Current
Mode)
(Note 2)
(Burst
200
200
175
mA
175
I
DD5
Refresh Current
(Note 3)
290
280
mA
I
DD6
Self Refresh Current
10
10
mA
I
DD7
Operating Current
350
310
mA
*All voltages referenced to VSS.
Note 1:
I
DD1
depends on output loading and cycle rates (CL=CLmin, AL=0)
Note 2:
I
DD4
depends on output loading and cycle rates Input signals SWITCHING
Note 3:
Min. of t
RFC
(Auto refresh Row Cycle Times) is shown at AC Characteristics.
.
.
Dec. 2012
8/29
www.eorex.com