欢迎访问ic37.com |
会员登录 免费注册
发布采购

F25L004A-50DIG 参数 Datasheet PDF下载

F25L004A-50DIG图片预览
型号: F25L004A-50DIG
PDF下载: 下载PDF文件 查看货源
内容描述: 3V只有4兆位串行闪存操作温度条件-40 ° C〜 85°C [3V Only 4 Mbit Serial Flash Memory Operation Temperature Condition -40°C ~85°C]
分类和应用: 闪存
文件页数/大小: 33 页 / 560 K
品牌: ESMT [ ELITE SEMICONDUCTOR MEMORY TECHNOLOGY INC. ]
 浏览型号F25L004A-50DIG的Datasheet PDF文件第2页浏览型号F25L004A-50DIG的Datasheet PDF文件第3页浏览型号F25L004A-50DIG的Datasheet PDF文件第4页浏览型号F25L004A-50DIG的Datasheet PDF文件第5页浏览型号F25L004A-50DIG的Datasheet PDF文件第6页浏览型号F25L004A-50DIG的Datasheet PDF文件第7页浏览型号F25L004A-50DIG的Datasheet PDF文件第8页浏览型号F25L004A-50DIG的Datasheet PDF文件第9页  
ESMT
Flash
FEATURES
Single supply voltage 2.7~3.6V
Speed
- Read max frequency : 33MHz
- Fast Read max frequency : 50MHz; 75MHz; 100MHz
Low power consumption
- Active current:40mA
- Standby current:75
μ
A
Reliability
- 100,000 typical program/erase cycles
- 20 years Data Retention
Program
- Byte program time 9
μ
s(typical)
Erase
- Chip erase time 4s(typical)
- Block erase time 1sec (typical)
- Sector erase time 90ms(typical)
F25L004A
Operation Temperature Condition -40
°C
~85
°C
3V Only 4 Mbit Serial Flash Memory
Auto Address Increment (AAI) WORD Programming
- Decrease total chip programming time over
Byte-Program operations
SPI Serial Interface
- SPI Compatible : Mode 0 and Mode3
End of program or erase detection
Write Protect (
WP
)
Hold Pin ( HOLD )
All Pb-free products are RoHS-Compliant
ORDERING INFORMATION
Part No.
F25L004A –50PIG
F25L004A –100PIG
F25L004A –50PAIG
Speed
50MHz
100MHz
50MHz
Package
8 lead
SOIC
8 lead
SOIC
8 lead
SOIC
150 mil
150 mil
200 mil
COMMENTS
Pb-free
Pb-free
Pb-free
Part No.
Speed
Package
8 lead
SOIC
8 lead
PDIP
8 lead
PDIP
200 mil
300 mil
300 mil
COMMENTS
Pb-free
Pb-free
Pb-free
F25L004A –100PAIG 100MHz
F25L004A –50DIG
F25L004A –100DIG
50MHz
100MHz
GENERAL DESCRIPTION
The F25L004A is a 4Megabit, 3V only CMOS Serial Flash
memory device. ESMT’s memory devices reliably store memory
data even after 100,000 program and erase cycles.
The F25L004A features a sector erase architecture. The device
memory array is divided into 128 uniform sectors with 4K byte
each ; 8 uniform blocks with 64K byte each. Sectors can be
erased individually without affecting the data in other sectors.
Blocks can be erased individually without affecting the data in
other blocks. Whole chip erase capabilities provide the flexibility
to revise the data in the device.
The sector protect/unprotect feature disables both program and
erase operations in any combination of the sectors of the
memory.
Elite Semiconductor Memory Technology Inc.
Publication Date: Jan. 2009
Revision:
1.3
1/33