欢迎访问ic37.com |
会员登录 免费注册
发布采购

M11B416256A-25T 参数 Datasheet PDF下载

M11B416256A-25T图片预览
型号: M11B416256A-25T
PDF下载: 下载PDF文件 查看货源
内容描述: 256千×16 EDO DRAM页模式 [256 K x 16 DRAM EDO PAGE MODE]
分类和应用: 存储内存集成电路光电二极管动态存储器
文件页数/大小: 15 页 / 375 K
品牌: ESMT [ ELITE SEMICONDUCTOR MEMORY TECHNOLOGY INC. ]
 浏览型号M11B416256A-25T的Datasheet PDF文件第2页浏览型号M11B416256A-25T的Datasheet PDF文件第3页浏览型号M11B416256A-25T的Datasheet PDF文件第4页浏览型号M11B416256A-25T的Datasheet PDF文件第5页浏览型号M11B416256A-25T的Datasheet PDF文件第6页浏览型号M11B416256A-25T的Datasheet PDF文件第7页浏览型号M11B416256A-25T的Datasheet PDF文件第8页浏览型号M11B416256A-25T的Datasheet PDF文件第9页  
EliteMT
DRAM
FEATURES
X16 organization
EDO (Extended Data-Output) access mode
2
CAS
Byte/Word Read/Write operation
Single 5V (
±
10%) power supply
TTL-compatible inputs and outputs
512-cycle refresh in 8ms
Refresh modes :
RAS
only,
CAS
BEFORE
RAS
(CBR)
and HIDDEN
JEDEC standard pinout
Key AC Parameter
t
RAC
-25
-28
-30
-35
-40
25
28
30
35
40
t
CAC
8
9
9
10
11
t
RC
43
48
55
65
75
t
PC
10
11
12
14
16
M11B416256A
256 K x 16 DRAM
EDO PAGE MODE
ORDERING INFORMATION - PACKAGE
40-pin 400mil SOJ
44 / 40-pin 400mil TSOP (TypeII)
PRODUCT NO.
M11B416256A-25J
M11B416256A-28J
M11B416256A-30J
M11B416256A-35J
M11B416256A-40J
M11B416256A-25T
M11B416256A-28T
M11B416256A-30T
M11B416256A-35T
M11B416256A-40T
PACKING TYPE
SOJ
TSOPII
GENERAL DESCRIPTION
The M11B416256A is a randomly accessed solid state memory, organized as 262,144 x 16 bits device. It offers Extended
Data-Output , 5V(
±
10%) single power supply. Access time (-25,-28,-30,-35,-40) and package type (SOJ, TSOP II) are optional
features of this family. All these family have
CAS
- before -
RAS
,
RAS
-only refresh and Hidden refresh capabilities.
Two access modes are supported by this device : Byte access and Word access. Use only one of the two
CAS
and leave
the other staying high will result in a BYTE access. WORD access happens when two
CAS
(
CASL
,
CASH
) are used.
CASL
transiting low during READ or WRITE cycle will output or input data into the lower byte (IO0~IO7), and
CASH
transiting low will output or input data into the upper byte (IO8~15).
PIN ASSIGNMENT
SOJ Top View
V
CC
I/O0
I/O1
I/O2
I/O3
V
C C
I/O4
I/O5
I/O6
I/O7
NC
NC
WE
RA S
NC
A0
A1
A2
A3
V
C C
TSOP (TypeII) Top View
V
S S
I/O1 5
I/O1 4
I/O1 3
I/O1 2
V
S S
I/O1 1
I/O1 0
I/O9
I/O8
NC
CASL
CASH
OE
A8
A7
A6
A5
A4
V
S S
V
CC
I/O0
I/O1
I/O2
I/O3
V
C C
I/O4
I/O5
I/O6
I/O7
NC
NC
WE
RA S
NC
A0
A1
A2
A3
V
C C
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
40
39
38
37
36
35
34
33
32
31
30
29
28
27
26
25
24
23
22
21
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
40
39
38
37
36
35
34
33
32
31
30
29
28
27
26
25
24
23
22
21
V
S S
I/O1 5
I/O1 4
I/O1 3
I/O1 2
V
S S
I/O1 1
I/O1 0
I/O 9
I/O 8
NC
CASL
CASH
OE
A8
A7
A6
A5
A4
V
S S
Elite Memory Technology Inc
Publication Date
:
Feb. 2004
Revision
:
1.9
1/15