欢迎访问ic37.com |
会员登录 免费注册
发布采购

M12L2561616A-5TG2K 参数 Datasheet PDF下载

M12L2561616A-5TG2K图片预览
型号: M12L2561616A-5TG2K
PDF下载: 下载PDF文件 查看货源
内容描述: JEDEC标准的3.3V电源 [JEDEC standard 3.3V power supply]
分类和应用:
文件页数/大小: 45 页 / 933 K
品牌: ESMT [ ELITE SEMICONDUCTOR MEMORY TECHNOLOGY INC. ]
 浏览型号M12L2561616A-5TG2K的Datasheet PDF文件第2页浏览型号M12L2561616A-5TG2K的Datasheet PDF文件第3页浏览型号M12L2561616A-5TG2K的Datasheet PDF文件第4页浏览型号M12L2561616A-5TG2K的Datasheet PDF文件第5页浏览型号M12L2561616A-5TG2K的Datasheet PDF文件第7页浏览型号M12L2561616A-5TG2K的Datasheet PDF文件第8页浏览型号M12L2561616A-5TG2K的Datasheet PDF文件第9页浏览型号M12L2561616A-5TG2K的Datasheet PDF文件第10页  
ESMT
AC CHARACTERISTICS
(AC operating condition unless otherwise noted)
Parameter
CAS latency = 3
CAS latency = 2
CAS latency = 3
CAS latency = 2
CAS latency = 3
CAS latency = 2
Symbol
Min
CLK cycle time
CLK to valid
output delay
Output data
hold time
t
CC
t
SAC
t
OH
t
CH
t
CL
t
SS
t
SH
t
SLZ
t
SHZ
5
10
-
-
2
2
2
2
1.5
0.8
1
-
-
-5
Max
1000
4.5
5.4
-
-
-
-
-
-
-
4.5
5.4
Min
6
10
-
-
2
2
2.5
2.5
1.5
0.8
1
-
-
-6
Max
1000
5.4
5.4
-
-
-
-
-
-
-
5.4
5.4
M12L2561616A (2K)
-7
Min
7
10
-
-
2
2
2.5
2.5
1.5
0.8
1
-
-
Max
1000
5.4
5.4
-
-
-
-
-
-
-
5.4
5.4
Unit
Note
ns
ns
ns
ns
ns
ns
ns
ns
ns
1
1,2
2
3
3
3
3
2
-
CLK high pulse width
CLK low pulse width
Input setup time
Input hold time
CLK to output in Low-Z
CLK to output
in Hi-Z
Note:
CAS latency = 3
CAS latency = 2
1. Parameters depend on programmed CAS latency.
2. If clock rising time is longer than 1ns. (tr/2 - 0.5) ns should be considered.
3. Assumed input rise and fall time (tr & tf) =1ns.
If tr & tf is longer than 1ns. transient time compensation should be considered.
i.e., [(tr + tf)/2 – 1] ns should be added to the parameter.
Elite Semiconductor Memory Technology Inc.
Publication Date: Jun. 2012
Revision: 1.4
6/45