欢迎访问ic37.com |
会员登录 免费注册
发布采购

K24C040-DITG-A 参数 Datasheet PDF下载

K24C040-DITG-A图片预览
型号: K24C040-DITG-A
PDF下载: 下载PDF文件 查看货源
内容描述: 8引脚PDIP , 8引脚SOP和8引脚TSSOP封装 [8-lead PDIP, 8-lead SOP and 8-lead TSSOP Packages]
分类和应用: 光电二极管
文件页数/大小: 13 页 / 1114 K
品牌: ESTEK [ Estek Electronics Co. Ltd ]
 浏览型号K24C040-DITG-A的Datasheet PDF文件第5页浏览型号K24C040-DITG-A的Datasheet PDF文件第6页浏览型号K24C040-DITG-A的Datasheet PDF文件第7页浏览型号K24C040-DITG-A的Datasheet PDF文件第8页浏览型号K24C040-DITG-A的Datasheet PDF文件第9页浏览型号K24C040-DITG-A的Datasheet PDF文件第11页浏览型号K24C040-DITG-A的Datasheet PDF文件第12页浏览型号K24C040-DITG-A的Datasheet PDF文件第13页  
24C02 / 24C04 / 24C08 / 24C16
AC Electrical Characteristics
¡
Applicable over recommended operating range from T
100 pF (unless otherwise noted)
Parameter
Symbol
A
= -40
to +85
V
CC
= +1.8V to +5.5V, CL = 1 TTL Gate and
C
C,
1.8-volt
5.0-volt
Max.
Min.
Typ.
Max.
Min.
Typ.
Units
Clock Frequency, SCL
Clock Pulse Width Low
Clock Pulse Width High
Noise Suppression Time
Clock Low to Data Out Valid
Time the bus must be free before
a new transmission can start
Start Hold Time
Start Setup Time
Data In Hold Time
Data In Setup Time
Inputs Rise Time(1)
Inputs Fall Time(1)
Stop Setup Time
Data Out Hold Time
Write Cycle Time
f
SCL
t
LOW
t
HIGH
t
I
t
AA
t
BUF
t
HD.STA
t
SU.STA
t
HD.DAT
t
SU.DAT
t
R
t
F
t
SU.STO
t
DH
t
WR
Endurance
-
1.2
0.6
-
0.05
1.2
0.6
0.6
0
100
-
-
0.6
50
-
1M
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
400
-
-
50
0.9
-
-
-
-
-
0.3
300
-
-
5
-
-
0.6
0.4
-
0.05
0.5
0.25
0.25
0
100
-
-
0.25
50
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
1000
-
-
40
0.55
-
-
-
-
-
0.3
100
-
-
5
-
kHz
s
s
s
s
s
s
s
s
ns
s
ns
s
ns
ms
Write Cycles
5.0V, 25 C, Byte Mode
Note
1. This parameter is characterized and is not 100% tested.
2. AC measurement conditions:
R
L
(connects
to V
CC
): 1.3 k
Input rise and fall time:
(2.5V, 5V), 10 k
(1.8V)
Input pulse voltages: 0.3 V
CC
to 0.7 V
CC
50 ns
Input and output timing reference voltages: 0.5 V
CC
The value of R
L
should be concerned according to the actual loading
on the user's system.
BEIJING ESTEK ELECTRONICS CO.,LTD
10