欢迎访问ic37.com |
会员登录 免费注册
发布采购

XR16V654DIV 参数 Datasheet PDF下载

XR16V654DIV图片预览
型号: XR16V654DIV
PDF下载: 下载PDF文件 查看货源
内容描述: 具有64字节FIFO 2.25V至3.6V UART QUAD [2.25V TO 3.6V QUAD UART WITH 64-BYTE FIFO]
分类和应用: 先进先出芯片
文件页数/大小: 58 页 / 1232 K
品牌: EXAR [ EXAR CORPORATION ]
 浏览型号XR16V654DIV的Datasheet PDF文件第2页浏览型号XR16V654DIV的Datasheet PDF文件第3页浏览型号XR16V654DIV的Datasheet PDF文件第4页浏览型号XR16V654DIV的Datasheet PDF文件第5页浏览型号XR16V654DIV的Datasheet PDF文件第6页浏览型号XR16V654DIV的Datasheet PDF文件第7页浏览型号XR16V654DIV的Datasheet PDF文件第8页浏览型号XR16V654DIV的Datasheet PDF文件第9页  
XR16V654/654D
2.25V TO 3.6V QUAD UART WITH 64-BYTE FIFO
MAY 2007
REV. 1.0.1
GENERAL DESCRIPTION
The XR16V654
1
(V654) is an enhanced quad
Universal Asynchronous Receiver and Transmitter
(UART) each with 64 bytes of transmit and receive
FIFOs, programmable transmit and receive FIFO
trigger levels, automatic hardware and software flow
control, and data rates of up to 16 Mbps at 4X
sampling rate. Each UART has a set of registers that
provide the user with operating status and control,
receiver error indications, and modem serial interface
controls. An internal loopback capability allows
onboard diagnostics. The V654 is available in a 48-
pin QFN, 64-pin LQFP, 68-pin PLCC, 80-pin LQFP
and 100-pin QFP packages. The 64-pin and 80-pin
packages only offer the 16 mode interface, but the
48, 68 and 100 pin packages offer an additional 68
mode interface which allows easy integration with
Motorola processors. The XR16V654IV (64-pin)
offers three state interrupt output while the
XR16V654DIV provides continuous interrupt output.
The 100 pin package provides additional FIFO status
outputs (TXRDY# and RXRDY# A-D), separate
infrared transmit data outputs (IRTX A-D) and
channel C external clock input (CHCCLK). The
XR16V654 is compatible with the industry standard
ST16C554 and ST16C654/654D.
N
OTE
:
1 Covered by U.S. Patent #5,649,122.
FEATURES
Pin-to-pin compatible with ST16C454, ST16C554,
TI’s TL16C754B and Philip’s SC16C654B
Intel or Motorola Data Bus Interface select
Four independent UART channels
Register Set Compatible to 16C550
Data rates of up to 16 Mbps
64 Byte Transmit FIFO
64 Byte Receive FIFO with error tags
4 Selectable TX and RX FIFO Trigger Levels
Automatic Hardware (RTS/CTS) Flow Control
Automatic Software (Xon/Xoff) Flow Control
Progammable Xon/Xoff characters
Wireless Infrared (IrDA 1.0) Encoder/Decoder
Full modem interface
2.25V to 3.6V supply operation
Sleep Mode with automatic wake-up
Crystal oscillator or external clock input
APPLICATIONS
Portable Appliances
Telecommunication Network Routers
Ethernet Network Routers
Cellular Data Devices
Factory Automation and Process Controls
F
IGURE
1. XR16V654 B
LOCK
D
IAGRAM
* 5 Volt Tolerant Inputs
(Except XTAL1 input)
UART Channel A
UART 64 Byte TX FIFO
Regs
BRG
IR
TX & RX
ENDEC
64 Byte RX FIFO
TXB, RXB, IRTXB, DTRB#,
DSRB#, RTSB#, CTSB#,
CDB#, RIB#
TXC, RXC, IRTXC, DTRC#,
DSRC#, RTSC#, CTSC#,
CDC#, RIC#
TXD, RXD, IRTXD, DTRD#,
DSRD#, RTSD#, CTSD#,
CDD#, RID#
XTAL1
XTAL2
2.25V to 3.6V VCC
GND
A2:A0
D7:D0
IOR#
IOW#
CSA#
CSB#
CSC#
CSD#
INTA
INTB
INTC
INTD
CHCCLK
TXRDY# A-D
RXRDY# A-D
Reset
16/68#
INTSEL
CLKSEL
TXA, RXA, IRTXA, DTRA#,
DSRA#, RTSA#, CTSA#,
CDA#, RIA#
Data Bus
Interface
UART Channel B
(same as Channel A)
UART Channel C
(same as Channel A)
UART Channel D
(same as Channel A)
Crystal Osc/Buffer
654 BLK
Exar
Corporation 48720 Kato Road, Fremont CA, 94538
(510) 668-7000
FAX (510) 668-7017
www.exar.com