欢迎访问ic37.com |
会员登录 免费注册
发布采购

XRT73LC04AIV 参数 Datasheet PDF下载

XRT73LC04AIV图片预览
型号: XRT73LC04AIV
PDF下载: 下载PDF文件 查看货源
内容描述: 4路DS3 / E3 / STS - 1线路接口单元 [4 CHANNEL DS3/E3/STS-1 LINE INTERFACE UNIT]
分类和应用: 数字传输接口电信集成电路电信电路PC
文件页数/大小: 64 页 / 726 K
品牌: EXAR [ EXAR CORPORATION ]
 浏览型号XRT73LC04AIV的Datasheet PDF文件第10页浏览型号XRT73LC04AIV的Datasheet PDF文件第11页浏览型号XRT73LC04AIV的Datasheet PDF文件第12页浏览型号XRT73LC04AIV的Datasheet PDF文件第13页浏览型号XRT73LC04AIV的Datasheet PDF文件第15页浏览型号XRT73LC04AIV的Datasheet PDF文件第16页浏览型号XRT73LC04AIV的Datasheet PDF文件第17页浏览型号XRT73LC04AIV的Datasheet PDF文件第18页  
XRT73LC04A  
4 CHANNEL DS3/E3/STS-1 LINE INTERFACE UNIT  
REV. 1.0.1  
CONTROL AND ALARM INTERFACE  
PIN #  
NAME  
TYPE  
DESCRIPTION  
60  
54  
120  
126  
RNEG_0/(LCV_0)  
RNEG_1/(LCV_1)  
RNEG_2/(LCV_2)  
RNEG_3/(LCV_3)  
O
Line Code Violation - Channel (n):  
The function of this pin is dependent on whether the XRT73LC04A is in  
the Hardware or HOST Mode (HOST/HW) and if CS/(SR/DR) is set  
“High”.  
Hardware Mode  
Line Code Violation:  
When CS/(SR/DR) is set “High”, (Single-Rail operation), the B3ZS/HDB3  
Encoder/Decoder is activated and the Line Code Violation signal is out-  
put on this pin.  
HOST Mode  
Receive Negative Data:  
Writing a “1” to (SR/DR)_(n) bit of the Command Register configures the  
Single-Rail Mode and activates LCV_(n).  
If the B3ZS/HDB3 Decoder is enabled then the zero suppression pat-  
terns in the incoming line signal (such as: "00V", "000V", "B0V", "B00V")  
is not reflected at this output.  
74  
75  
ICT  
I
I
I
In-Circuit Test Input:  
Setting this pin "Low" causes all digital and analog outputs to go into a  
high-impedance state to allow for in-circuit testing. This pin should be  
set to "High" for normal operation.  
This pin is internally pulled "High".  
LOSTHR  
Loss of Signal Threshold Control:  
Forcing the LOSTHR pin to GND or VDD provides two settings. This pin  
must be set to a “High” or “Low” level upon power up and should not be  
changed during operation.  
This pin is only applicable during DS3 or STS-1 operations.  
76  
84  
105  
97  
LLB_0  
LLB_1  
LLB_2  
LLB_3  
Local Loop-back - Channel (n):  
This input pin along with RLB_(n) dictates which Loop-Back mode Chan-  
nel (n) is operating in.  
A "High" on this pin with RLB_(n) set to "Low" configures Channel (n) to  
operate in the Analog Local Loop-Back Mode.  
A "High" on this pin with RLB_(n) also being set to "High" configures  
Channel (n) to operate in the Digital Local Loop-Back Mode.  
NOTE: This pin is ignored and should be tied to GND if the XRT73LC04A  
is going to be operating in the HOST Mode.  
77  
85  
104  
96  
RLB_0  
RLB_1  
RLB_2  
RLB_3  
I
Remote Loop-Back - Channel (n):  
This input pin in conjunction with LLB_(n) dictates which Loop-Back  
mode Channel (n) is operating in.  
A "High" on this pin with LLB_(n) being set to "Low" configures Channel  
(n) to operate in the Remote Loop-Back Mode.  
A "High" on this pin with LLB_(n) also being set to "High" configures  
Channel (n) to operate in the Digital Local Loop-Back Mode.  
NOTE: This pin is ignored and should be tied to GND if the XRT73LC04A  
is going to be operating in the HOST Mode.  
10