欢迎访问ic37.com |
会员登录 免费注册
发布采购

XRT75VL00IV 参数 Datasheet PDF下载

XRT75VL00IV图片预览
型号: XRT75VL00IV
PDF下载: 下载PDF文件 查看货源
内容描述: E3 / DS3 / STS -1线路接口,抖动衰减器单元 [E3/DS3/STS-1 LINE INTERFACE UNIT WITH JITTER ATTENUATOR]
分类和应用: 衰减器
文件页数/大小: 50 页 / 443 K
品牌: EXAR [ EXAR CORPORATION ]
 浏览型号XRT75VL00IV的Datasheet PDF文件第2页浏览型号XRT75VL00IV的Datasheet PDF文件第3页浏览型号XRT75VL00IV的Datasheet PDF文件第4页浏览型号XRT75VL00IV的Datasheet PDF文件第5页浏览型号XRT75VL00IV的Datasheet PDF文件第6页浏览型号XRT75VL00IV的Datasheet PDF文件第7页浏览型号XRT75VL00IV的Datasheet PDF文件第8页浏览型号XRT75VL00IV的Datasheet PDF文件第9页  
XRT75VL00
E3/DS3/STS-1 LINE INTERFACE UNIT WITH JITTER ATTENUATOR
FEBRUARY 2004
REV. 1.0.3
GENERAL DESCRIPTION
The XRT75VL00 is a single-channel fully integrated
Line Interface Unit (LIU) with Jitter Attenuator for E3/
DS3/STS-1 applications. It incorporates an
independent Receiver, Transmitter and Jitter
Attenuator in a single 52 pin TQFP package.
The XRT75VL00 can be configured to operate in
either E3 (34.368 MHz), DS3 (44.736 MHz) or STS-1
(51.84 MHz) modes. The transmitter can be turned
off (tri-stated) for redundancy support and for
conserving power.
The XRT75VL00’s differential receiver provides high
noise interference margin and is able to receive the
data over 1000 feet of cable or with up to 12 dB of
cable attenuation.
The XRT75VL00 incorporates an advanced crystal-
less jitter attenuator that can be selected either in the
transmit or receive path. The jitter attenuator
performance meets the ETSI TBR-24 and Bellcore
GR-499 specifications.
The XRT75VL00 provides both Serial Microprocessor
Interface as well as Hardware mode for programming
and control.
The XRT75VL00 supports local, remote and digital
loop-backs. The XRT75VL00 also contains an on-
board Pseudo Random Binary Sequence (PRBS)
generator and detector with the ability to insert and
detect single bit error.
On-chip clock synthesizer provides the appropriate
rate clock from a single 12.288 MHz Clock.
Provides low jitter output clock.
TRANSMITTER:
Compliant with Bellcore GR-499, GR-253 and ANSI
T1.102 Specification for transmit pulse
Tri-state Transmit output capability for redundancy
applications
Transmitter can be turned on or off.
JITTER ATTENUATOR:
On chip advanced crystal-less Jitter Attenuator.
Jitter Attenuator can be selected in Receive or
Transmit paths.
16 or 32 bits selectable FIFO size.
Meets the Jitter and Wander specifications
described in T1.105.03b,ETSI TBR-24, Bellcore
GR-253 and GR-499 standards.
Jitter Attenuator can be disabled.
CONTROL AND DIAGNOSTICS:
5 wire Serial Microprocessor Interface for control
and configuration.
Supports
Monitoring.
optional
internal
Transmit
Driver
FEATURES
RECEIVER:
On chip Clock and Data Recovery circuit for high
input jitter tolerance.
Meets
E3/DS3/STS-1
Requirements.
Jitter
Tolerance
Detects and Clears LOS as per G.775.
Meets Bellcore GR-499 CORE Jitter Transfer
Requirements.
PRBS error counter register to accumulate errors.
Hardware Mode for control and configuration.
Supports Local, Remote and Digital Loop-backs.
Single 3.3 V ± 5% power supply.
5 V Tolerant I/O.
Available in 52 pin TQFP.
-40°C to 85°C Industrial Temperature Range.
APPLICATIONS
E3/DS3 Access Equipment.
DSLAMs.
Digital Cross Connect Systems.
CSU/DSU Equipment.
Routers.
Fiber Optic Terminals.
Receiver Monitor mode handles up to 20 dB flat
loss with 6 dB cable attenuation.
Compliant with jitter transfer template outlined in
ITU G.751, G.752, G.755 and GR-499-CORE,1995
standards.
Meets ETSI TBR 24 Jitter Transfer Requirements.
On chip B3ZS/HDB3 encoder and decoder that can
be either enabled or disabled.
Exar
Corporation 48720 Kato Road, Fremont CA, 94538
(510) 668-7000
FAX (510) 668-7017
www.exar.com