欢迎访问ic37.com |
会员登录 免费注册
发布采购

XRT91L33IG-F 参数 Datasheet PDF下载

XRT91L33IG-F图片预览
型号: XRT91L33IG-F
PDF下载: 下载PDF文件 查看货源
内容描述: STS - 12 / STS - 3多速率时钟及数据恢复单元 [STS-12/STS-3 MULTIRATE CLOCK AND DATA RECOVERY UNIT]
分类和应用: ATM集成电路SONET集成电路SDH集成电路电信集成电路电信电路光电二极管异步传输模式时钟
文件页数/大小: 16 页 / 240 K
品牌: EXAR [ EXAR CORPORATION ]
 浏览型号XRT91L33IG-F的Datasheet PDF文件第2页浏览型号XRT91L33IG-F的Datasheet PDF文件第3页浏览型号XRT91L33IG-F的Datasheet PDF文件第4页浏览型号XRT91L33IG-F的Datasheet PDF文件第5页浏览型号XRT91L33IG-F的Datasheet PDF文件第6页浏览型号XRT91L33IG-F的Datasheet PDF文件第7页浏览型号XRT91L33IG-F的Datasheet PDF文件第8页浏览型号XRT91L33IG-F的Datasheet PDF文件第9页  
XRT91L33
STS-12/STS-3 MULTIRATE CLOCK AND DATA RECOVERY UNIT
AUG 2008
REV. V1.0.0
FEATURES
Performs clock and data recovery for selectable
data of 622.08 Mbps (STS-12/STM-4) or 155.52
Mbps (STS-3/STM-1) NRZ data
APPLICATIONS
SONET/SDH-based Transmission Systems
Add/Drop Multiplexers
Cross Connect Equipment
ATM and Multi-Service Switches, Routers and
Switch/Routers
Meets Telcordia, ANSI and ITU-T G.783 and G.825
SDH jitter requirements including T1.105.03 - 2002
SONET Jitter Tolerance specification, and GR-253
CORE, GR-253 ILR SONET Jitter specifications.
Lock output pin monitors data run length and
frequency drift from reference clock
Data is resampled at the output
Active High Signal Detect (SIGD) LVPECL input
Low jitter, high-speed outputs support LVPECL and
low-power LVDS termination
DSLAMS
SONET/SDH Test Equipment
DWDM Termination Equipment
GENERAL DESCRIPTION
The XRT91L33 is a fully integrated multirate Clock
and Data Recovery (CDR) device for SONET/SDH
622.08 Mbps STS-12/STM-4 or 155.52 Mbps STS-3/
STM-1 applications. The device provides Clock and
Data Recovery (CDR) function by synchronizing its
on-chip Voltage Controlled Oscillator (VCO) to the
incoming serial scrambled non-return to zero (NRZ)
data stream.
shows the block diagram of
the XRT91L33.
19.44 MHz reference frequency LVTTL input
Low power: 215 mW typical
3.3V power supply
20-pin TSSOP package
Requires one external capacitor
PLL bypass operation facilitates board debug
process
ESD greater than 2kV on all pins
F
IGURE
1. B
LOCK
D
IAGRAM OF
XRT91L33
STS12_MODE
REFCK
19.44 MHz
CAP+
1u F
CAP+
TEST
RX LOOP
FILTER
PLL
Differential
Receiver
RXDIP
RXDIN
External
100R
termination
Internal
biasing
RXDATAIN
RECVD-
DATAOUT
LVDS/LVPECL
Output Drivers
STS-12/3
or
STM-4/1
Clock and Data
Recovery
CDR
0
RXDOP
RXDON
1
RECVD-
CLKOUT
RXCLKOP
RXCLKON
LOCK
LCKTOREFN
SIGD
MUTE
RXDO
Exar
Corporation 48720 Kato Road, Fremont CA, 94538
(510) 668-7000
FAX (510) 668-7017
www.exar.com