欢迎访问ic37.com |
会员登录 免费注册
发布采购

100353QI 参数 Datasheet PDF下载

100353QI图片预览
型号: 100353QI
PDF下载: 下载PDF文件 查看货源
内容描述: 低功耗8位寄存器 [Low Power 8-Bit Register]
分类和应用:
文件页数/大小: 8 页 / 79 K
品牌: FAIRCHILD [ FAIRCHILD SEMICONDUCTOR ]
 浏览型号100353QI的Datasheet PDF文件第1页浏览型号100353QI的Datasheet PDF文件第2页浏览型号100353QI的Datasheet PDF文件第3页浏览型号100353QI的Datasheet PDF文件第4页浏览型号100353QI的Datasheet PDF文件第6页浏览型号100353QI的Datasheet PDF文件第7页浏览型号100353QI的Datasheet PDF文件第8页  
Industrial Version  
PLCC DC Electrical Characteristics  
VEE = −4.2V to 5.7V, VCC = VCCA = GND, TC = −40°C to +85°C (Note 7)  
T
C = −40°C  
TC = 0°C to +85°C  
Symbol  
Parameter  
Units  
Conditions  
Loading with  
Min  
Max  
870  
Min  
Max  
870  
VOH  
VOL  
VOHC  
VOLC  
VIH  
VIL  
Output HIGH Voltage  
Output LOW Voltage  
Output HIGH Voltage  
Output LOW Voltage  
Input HIGH Voltage  
Input LOW Voltage  
Input LOW Current  
Input HIGH Current  
Power Supply Current  
1085  
1830  
1095  
1025  
1830  
1035  
mV  
mV  
mV  
mV  
mV  
mV  
µA  
V
IN = VIH (Max)  
or VIL (Min)  
IN = VIH (Min)  
or VIL (Max)  
1575  
1620  
50to 2.0V  
Loading with  
50to 2.0V  
V
1565  
870  
1610  
870  
1170  
1830  
0.50  
1165  
1830  
0.50  
Guaranteed HIGH Signal for all Inputs  
Guaranteed LOW Signal for all Inputs  
1480  
1475  
IIL  
V
V
IN = VIL (Min)  
IN = VIH (Max)  
IIH  
240  
240  
µA  
IEE  
Inputs OPEN  
119  
122  
61  
61  
119  
122  
61  
61  
mA  
V
V
EE = −4.2V to 4.8V  
EE = −4.2V to 5.7V  
Note 7: The specified limits represent the worst casevalue for the parameter. Since these values normally occur at the temperature extremes, additional  
noise immunity and guardbanding can be achieved by decreasing the allowable system operating ranges. Conditions for testing shown in the tables are cho-  
sen to guarantee operation under worst caseconditions.  
PLCC AC Electrical Characteristics  
V
EE = −4.2V to 5.7V, VCC = VCCA = GND  
Symbol Parameter  
Toggle Frequency  
T
C = −40°C  
T
C = +25°C  
TC = +85°C  
Units  
MHz  
ns  
Conditions  
Min  
Max  
Min  
Max  
Min  
Max  
fMAX  
tPLH  
tPHL  
tTLH  
tTHL  
tS  
425  
425  
425  
Figures 1, 2  
Figures 1, 2  
(Note 8)  
Propagation Delay  
CP to Output  
1.40  
0.40  
2.80  
2.50  
1.40  
0.45  
2.80  
1.90  
1.50  
0.45  
2.90  
1.90  
Transition Time  
20% to 80%, 80% to 20%  
Setup Time  
ns  
Figures 1, 2  
Dn  
0.60  
0.90  
1.40  
0.30  
2.00  
1.00  
0.30  
1.00  
0
1.00  
0.30  
1.00  
0
CEN (Disable Time)  
CEN (Release Time)  
ns  
Figures 1, 3  
tH  
Hold Time  
Dn  
CP  
ns  
ns  
Figures 1, 4  
Figures 1, 2  
tPW(H)  
Pulse Width HIGH  
2.00  
2.00  
Note 8: The propagation delay specified is for single output switching. Delays may vary up to 300 ps with multiple outputs switching.  
5
www.fairchildsemi.com