欢迎访问ic37.com |
会员登录 免费注册
发布采购

FTRX-3811-351 参数 Datasheet PDF下载

FTRX-3811-351图片预览
型号: FTRX-3811-351
PDF下载: 下载PDF文件 查看货源
内容描述: 10Gb / s的DWDM XFP 80公里光纤收发器 [10Gb/s DWDM 80km XFP Optical Transceiver]
分类和应用: 光纤通信
文件页数/大小: 13 页 / 197 K
品牌: FINISAR [ FINISAR CORPORATION. ]
 浏览型号FTRX-3811-351的Datasheet PDF文件第4页浏览型号FTRX-3811-351的Datasheet PDF文件第5页浏览型号FTRX-3811-351的Datasheet PDF文件第6页浏览型号FTRX-3811-351的Datasheet PDF文件第7页浏览型号FTRX-3811-351的Datasheet PDF文件第9页浏览型号FTRX-3811-351的Datasheet PDF文件第10页浏览型号FTRX-3811-351的Datasheet PDF文件第11页浏览型号FTRX-3811-351的Datasheet PDF文件第12页  
FTRX-3811-3xx DWDM XFP Product Specification – September 2007
Finisar
VIII. Digital Diagnostics Functions
As defined by the XFP MSA
1
, Finisar XFP transceivers provide digital diagnostic
functions via a 2-wire serial interface, which allows real-time access to the following
operating parameters:
Transceiver temperature
Laser bias current
Transmitted optical power
Received optical power
Transceiver supply voltage
It also provides a sophisticated system of alarm and warning flags, which may be used to
alert end-users when particular operating parameters are outside of a factory-set normal
range.
The operating and diagnostics information is monitored and reported by a Digital
Diagnostics Transceiver Controller (DDTC) inside the transceiver, which is accessed
through the 2-wire serial interface. When the serial protocol is activated, the serial clock
signal (SCL pin) is generated by the host. The positive edge clocks data into the XFP
transceiver into those segments of its memory map that are not write-protected. The
negative edge clocks data from the XFP transceiver. The serial data signal (SDA pin) is
bi-directional for serial data transfer. The host uses SDA in conjunction with SCL to
mark the start and end of serial protocol activation. The memories are organized as a
series of 8-bit data words that can be addressed individually or sequentially. The 2-wire
serial interface provides sequential or random access to the 8 bit parameters, addressed
from 000h to the maximum address of the memory.
For more detailed information, including memory map definitions, please see the XFP
MSA documentation
1
.
©
Finisar Corporation 28-September-2007
Rev C1
Page 8