欢迎访问ic37.com |
会员登录 免费注册
发布采购

DSP56004FJ66 参数 Datasheet PDF下载

DSP56004FJ66图片预览
型号: DSP56004FJ66
PDF下载: 下载PDF文件 查看货源
内容描述: Symphony音频DSP系列的24位数字信号处理器 [SYMPHONY AUDIO DSP FAMILY 24-BIT DIGITAL SIGNAL PROCESSORS]
分类和应用: 外围集成电路数字信号处理器装置时钟
文件页数/大小: 82 页 / 617 K
品牌: FREESCALE [ FREESCALE SEMICONDUCTOR, INC ]
 浏览型号DSP56004FJ66的Datasheet PDF文件第2页浏览型号DSP56004FJ66的Datasheet PDF文件第3页浏览型号DSP56004FJ66的Datasheet PDF文件第4页浏览型号DSP56004FJ66的Datasheet PDF文件第5页浏览型号DSP56004FJ66的Datasheet PDF文件第6页浏览型号DSP56004FJ66的Datasheet PDF文件第7页浏览型号DSP56004FJ66的Datasheet PDF文件第8页浏览型号DSP56004FJ66的Datasheet PDF文件第9页  
MOTOROLA
Freescale Semiconductor, Inc.
SEMICONDUCTOR TECHNICAL DATA
Order this document by:
DSP56004/D, Rev. 3
DSP56004
DSP56004ROM
SYMPHONY
AUDIO DSP FAMILY
24-BIT DIGITAL SIGNAL PROCESSORS
Motorola designed the Symphony™ family of high-performance, programmable Digital Signal
Processors (DSPs) to support a variety of digital audio applications, including Dolby ProLogic,
ATRAC, and Lucasfilm Home THX processing. Software for these applications is licensed by
Motorola for integration into products like audio/video receivers, televisions, and automotive
sound systems with such user-developed features as digital equalization and sound field
processing. The DSP56004 is an MPU-style general purpose DSP, composed of an efficient 24-bit
Digital Signal Processor core, program and data memories, various peripherals optimized for
audio, and support circuitry. As illustrated in
, the DSP56000 core family compatible
DSP is fed by program memory, two independent data RAMs and two data ROMs, a Serial
Audio Interface (SAI), Serial Host Interface (SHI), External Memory Interface (EMI), dedicated
I/O lines, on-chip Phase Lock Loop (PLL), and On-Chip Emulation (OnCE
) port.
4
General
Purpose
Input/
Output
Freescale Semiconductor, Inc...
9
Serial
Audio
Interface
(SAI)
5
Serial
Host
Interface
(SHI)
29
External
Memory
Interface
(EMI)
16-Bit Bus
24-Bit Bus
Program
Memory*
X Data
Memory*
Y Data
Memory*
24-Bit
DSP56000
Core
Address
Generation
Unit
PAB
XAB
YAB
GDB
Internal
Data
Bus
Switch
PDB
XDB
YDB
OnCE
TM
Port
Clock
Gen.
Interrupt
Control
Program
Decode
Controller
Program Control Unit
Program
Address
Generator
PLL
Data ALU
24
×
24 + 56
56-bit MAC
Two 56-Bit Accumulators
3
4
4
IRQA
,
IRQB, NMI
,
RESET
*Refer to Table 1 for memory configurations.
AA0248
Figure 1
DSP56004 Block Diagram
©1996, 1997 MOTOROLA, INC.
For More Information On This Product,
Go to: www.freescale.com