欢迎访问ic37.com |
会员登录 免费注册
发布采购

MC68HC908AS60CFU 参数 Datasheet PDF下载

MC68HC908AS60CFU图片预览
型号: MC68HC908AS60CFU
PDF下载: 下载PDF文件 查看货源
内容描述: HCMOS微控制器单元 [HCMOS Microcontroller Unit]
分类和应用: 微控制器外围集成电路时钟
文件页数/大小: 454 页 / 5714 K
品牌: FREESCALE [ Freescale ]
 浏览型号MC68HC908AS60CFU的Datasheet PDF文件第215页浏览型号MC68HC908AS60CFU的Datasheet PDF文件第216页浏览型号MC68HC908AS60CFU的Datasheet PDF文件第217页浏览型号MC68HC908AS60CFU的Datasheet PDF文件第218页浏览型号MC68HC908AS60CFU的Datasheet PDF文件第220页浏览型号MC68HC908AS60CFU的Datasheet PDF文件第221页浏览型号MC68HC908AS60CFU的Datasheet PDF文件第222页浏览型号MC68HC908AS60CFU的Datasheet PDF文件第223页  
Freescale Semiconductor, Inc.  
External Interrupt Module (IRQ)  
IRQ Pin  
16.5 IRQ Pin  
A logic 0 on the IRQ pin can latch an interrupt request into the IRQ1  
latch. A vector fetch, software clear, or reset clears the IRQ1 latch.  
If the MODE1 bit is set, the IRQ pin is both falling-edge sensitive and  
low-level sensitive. With MODE1 set, both of the following actions must  
occur to clear the IRQ1 latch:  
• Vector fetch or software clear — A vector fetch generates an  
interrupt acknowledge signal to clear the latch. Software may  
generate the interrupt acknowledge signal by writing a logic 1 to  
the ACK1 bit in the interrupt status and control register (ISCR).  
The ACK1 bit is useful in applications that poll the IRQ pin and  
require software to clear the IRQ1 latch. Writing to the ACK1 bit  
can also prevent spurious interrupts due to noise. Setting ACK1  
does not affect subsequent transitions on the IRQ pin. A falling  
edge on IRQ that occurs after writing to the ACK1 bit latches  
another interrupt request. If the IRQ1 mask bit, IMASK1, is clear,  
the CPU loads the program counter with the vector address at  
locations $FFFA and $FFFB.  
• Return of the IRQ pin to logic 1 — As long as the IRQ pin is at logic  
0, the IRQ1 latch remains set.  
The vector fetch or software clear and the return of the IRQ pin to logic 1  
can occur in any order. The interrupt request remains pending as long  
as the IRQ pin is at logic 0. A reset will clear the latch and the MODE1  
control bit, thereby clearing the interrupt even if the pin stays low.  
If the MODE1 bit is clear, the IRQ pin is falling-edge sensitive only. With  
MODE1 clear, a vector fetch or software clear immediately clears the  
IRQ1 latch.  
The IRQF1 bit in ISCR can be used to check for pending interrupts. The  
IRQF1 bit is not affected by the IMASK1 bit, which makes it useful in  
applications where polling is preferred.  
Use the BIH or BIL instruction to read the logic level on the IRQ pin.  
NOTE: When using the level-sensitive interrupt trigger, avoid false interrupts by  
masking interrupt requests in the interrupt routine.  
MC68HC908AS60 — Rev. 1.0  
Technical Data  
External Interrupt Module (IRQ)  
For More Information On This Product,  
Go to: www.freescale.com