欢迎访问ic37.com |
会员登录 免费注册
发布采购

MCF52236CAF50 参数 Datasheet PDF下载

MCF52236CAF50图片预览
型号: MCF52236CAF50
PDF下载: 下载PDF文件 查看货源
内容描述: MCF52235的ColdFire微控制器数据表 [MCF52235 ColdFire Microcontroller Data Sheet]
分类和应用: 微控制器外围集成电路时钟
文件页数/大小: 54 页 / 1018 K
品牌: FREESCALE [ Freescale ]
 浏览型号MCF52236CAF50的Datasheet PDF文件第1页浏览型号MCF52236CAF50的Datasheet PDF文件第2页浏览型号MCF52236CAF50的Datasheet PDF文件第3页浏览型号MCF52236CAF50的Datasheet PDF文件第4页浏览型号MCF52236CAF50的Datasheet PDF文件第6页浏览型号MCF52236CAF50的Datasheet PDF文件第7页浏览型号MCF52236CAF50的Datasheet PDF文件第8页浏览型号MCF52236CAF50的Datasheet PDF文件第9页  
MCF52235 Family Configurations  
1.2.1 Feature Overview  
The MCF52235 family includes the following features:  
Version 2 ColdFire variable-length RISC processor core  
— Static operation  
— 32-bit address and data paths on-chip  
— Up to 60 MHz processor core frequency  
— Sixteen general-purpose, 32-bit data and address registers  
— Implements ColdFire ISA_A with extensions to support the user stack pointer register and four new instructions  
for improved bit processing (ISA_A+)  
— Enhanced Multiply-Accumulate (EMAC) unit with 32-bit accumulator to support 16 × 16 32 or 32 × 32 32  
operations  
— Cryptography Acceleration Unit (CAU)  
Tightly-coupled coprocessor to accelerate software-based encryption and message digest functions  
FIPS-140 compliant random number generator  
— Support for DES, 3DES, AES, MD5, and SHA-1 algorithms  
— Illegal instruction decode that allows for 68K emulation support  
System debug support  
— Real time trace for determining dynamic execution path  
— Background debug mode (BDM) for in-circuit debugging (DEBUG_B+)  
— Real time debug support, with six hardware breakpoints (4 PC, 1 address and 1 data) that can be configured into  
a 1- or 2-level trigger  
On-chip memories  
— Up to 32 Kbytes of dual-ported SRAM on CPU internal bus, supporting core and DMA access with standby power  
supply support  
— Up to 256 Kbytes of interleaved Flash memory supporting 2-1-1-1 accesses  
Power management  
— Fully static operation with processor sleep and whole chip stop modes  
— Rapid response to interrupts from the low-power sleep mode (wake-up feature)  
— Clock enable/disable for each peripheral when not used  
Fast Ethernet Controller (FEC)  
— 10/100 BaseT/TX capability, half duplex or full duplex  
— On-chip transmit and receive FIFOs  
— Built-in dedicated DMA controller  
— Memory-based flexible descriptor rings  
On-chip Ethernet Transceiver (EPHY)  
— Digital adaptive equalization  
— Supports auto-negotiation  
— Baseline wander correction  
— Full-/Half-duplex support in all modes  
— Loopback modes  
— Supports MDIO preamble suppression  
— Jumbo packet  
FlexCAN 2.0B module  
MCF52235 ColdFire Microcontroller Data Sheet, Rev. 9  
Freescale Semiconductor  
5