欢迎访问ic37.com |
会员登录 免费注册
发布采购

P2010NSE2MHC 参数 Datasheet PDF下载

P2010NSE2MHC图片预览
型号: P2010NSE2MHC
PDF下载: 下载PDF文件 查看货源
内容描述: 的QorIQ P2010和P2020处理器 [QorIQ P2010 and P2020 Processors]
分类和应用:
文件页数/大小: 2 页 / 129 K
品牌: FREESCALE [ FREESCALE SEMICONDUCTOR, INC ]
 浏览型号P2010NSE2MHC的Datasheet PDF文件第2页  
QorIQ Communications Platforms
QorIQ P2010 and
P2020 Processors
Overview
The QorIQ mid-performance tier, which
includes the P2020 (dual-core processor) and
P2010 (single-core processor) communications
processors, delivers high single-threaded
performance per watt for a wide variety of
applications in the networking, telecom,
military and industrial markets. These
P2 devices deliver dual- and single-core
frequencies up to 1.2 GHz on a 45 nm
technology low-power platform.
The QorIQ P2020 and P2010 dual- and
single-core products are pin compatible with
the QorIQ P1 family devices in the value-
performance tier, offering four interchangeable
cost-effective solutions. Scaling from a single-
core processor at 533 MHz (P1011) to a dual-
core processor at 1.2 GHz (P2020), the two
tiers of devices together deliver an impressive
4.5x aggregate frequency range within the
same pinout.
The P2010 and P2020 devices are software
compatible, sharing the e500 Power
Architecture
®
core and peripherals, as well
as being fully software compatible with the
existing PowerQUICC processors. This enables
customers to create a product with multiple
performance points from a single board
design. The P2020 and P1020 dual-core
processors support symmetric and asymmetric
multiprocessing, enabling customers to scale
performance through either thread-level or
application-level parallelism.
The P2020 and P2010 processors have an
advanced set of features for ease of use. The
optional integrated security engine supports
the cryptographic algorithms commonly used
in IPsec, SSL, 3GPP and other networking
and wireless security protocols. The 64-bit
memory controller offers future proofing against
memory technology migration with support for
both DDR2 and DDR3. It also supports error
correction codes, a baseline requirement for
any high-reliability system. Other memory types
such as flash are supported through the 16-bit
local bus, USB, SD/MMC and SPI.
The P2010 and P2020 processors integrate a
rich set of interfaces, including SerDes, Gigabit
Ethernet, PCI Express
®
, RapidIO
®
technology
and USB. The three 10/100/1000 Ethernet
ports support advanced packet parsing, flow
control and quality of service features, as well
as IEEE
®
1588 time stamping.
Target Applications
The P2010 and P2020 processors serve in a
wide range of applications, notably those with
tight thermal constraints. With an available
junction temperature range of –40 °C to
+125 °C, the devices can be used in
power-sensitive defense, aerospace and
industrial applications, and less protected
outdoor environments. They enable various
combinations of data plane and control
plane workloads in networking and telecom
applications that require higher performance
but want to avoid the complexity of partitioning
the application across many cores. The
devices’ primary target applications are
networking and telecom linecards. The P2
devices, with their low power budget and high
single-threaded performance, are uniquely well-
suited for control plane applications.
QorIQ P1 and P2 Family Comparison Chart
Device Cores Top Core L2
Frequency Size
P1011
P1020
P2010
P2020
1
2
1
2
800 MHz
800 MHz
1200 MHz
1200 MHz
DDR 2/3
Support
GE
SerDes PCI
Serial
TDM
Ports
Express
®
RapidIO
®
4
4
4
4
2
2
3
3
N/A
N/A
2
2
Yes
Yes
N/A
N/A
256 KB 32-bit with ECC 3
256 KB 32-bit with ECC 3
512 KB 64-bit with ECC 3
512 KB 64-bit with ECC 3
QorIQ P2020/P2010 Communication Processors
QorIQ P2020/P2010 Communication Processors
Power Architecture
®
e500-v2 Core
32 KB
D Cache
2x USB 2.0
eLBC
TDM
SD/MMC
DUART
2x I
2
C
SPI, GPIO
Security
3.3
1 GE
1 GE
1 GE
PCIe
PCIe
SRIO
SRIO
DMA
P2010–Single Core Only
Coherent System Bus
32 KB
I Cache
512 KB
Frontside
Cache
64/32-bit
DDR2/3
Memory Controller
PCle
4-Lane 2.5/3 GHz SerDes
Core Complex (CPU and L2 Cache)
Accelerators and Memory Control
Basic Peripherals and Interconnect
Networking Elements