GL422/GL423 USB 2.0 +SD/MMC-controller Combo Solution
LIST OF FIGURES
F
IGURE
1.1 - GL422/GL423 B
LOCK
D
IAGRAM
................................................................7
F
IGURE
3.1 - USB C
ONTROLLER DIAGRAM
....................................................................12
F
IGURE
4.1 - GL422/GL423 D
IE
D
IAGRAM
...................................................................14
F
IGURE
4.2 - GL422/GL423 D
IE TO
QFN-56 P
ACKAGE
D
IAGRAM
................................15
F
IGURE
4.3 - GL422/GL423 QFN 56 P
ACKAGE
T
OP
V
IEW
...........................................16
F
IGURE
4.4 - GL422/GL423 VFBGA54 P
ACKAGE
D
IAGRAM
.......................................17
F
IGURE
4.5 - GL422/GL423 VFBGA 54 P
ACKAGE
T
OP
V
IEW
......................................18
F
IGURE
6.1
–
GL422/GL423 56 P
IN
QFN P
ACKAGE
......................................................31
F
IGURE
6.2
–
GL422/GL423 54 P
IN
VFBGA P
ACKAGE
................................................32
LIST OF TABLES
T
ABLE
4.1- USB I
NTERFACE
..........................................................................................19
T
ABLE
4.2
–
R
EGULATOR
I
NTERFACE
............................................................................21
T
ABLE
4.3
–
C
ARD
I
NTERFAC
.........................................................................................22
T
ABLE
4.4
–
F
LASH
I
NTERFACE
.....................................................................................24
T
ABLE
4.5
–
S
YSTEM
I
NTERFACE
...................................................................................25
T
ABLE
4.6
–
T
EST
I
NTERFACE
........................................................................................26
T
ABLE
4.7
–U
SE
F
LASH
I
NTERFACE AS
USB T
EST
I
NTERFACE
......................................27
T
ABLE
4.8
–
U
SE
C
ARD
I
NTERFACE AS
USB T
EST
I
NTERFACE
.......................................28
T
ABLE
5.1
–
A
BSOLUTE
M
AXIMUM
R
ATINGS
.................................................................29
T
ABLE
5.2
–
B
US
O
PERATING
C
ONDITIONS
....................................................................29
T
ABLE
5.3
–
D.C. C
HARACTERISTICS
.............................................................................29
©2000-2006
Genesys Logic Inc. - All rights reserved.
Page 6
GENESYS [ GENESYS LOGIC ]
