GL852GT Datasheet
CHAPTER 4 BLOCK DIAGRAM
12/27/48
MHz
D+
D-
USPORT
PLL
RAM ROM
GPIO
FRTIMER
Transceiver
x40, x10
CPU
Control/Status
Register
USPORT
Logic
UTMI
SIE
TT
(Transaction
Translator)
TT
(Transaction
Translator)
TT
(Transaction
Translator)
TT
(Transaction
Translator)
REPEATER
REPEATER / TT Routing Logic
DSPORT1 Logic
DSPORT2 Logic
DSPORT3 Logic
DSPORT4 Logic
DSPORT
Transceiver
DSPORT
Transceiver
DSPORT
Transceiver
DSPORT
Transceiver
LED/
LED/
LED/
LED/
D+ D-
D+ D-
D+ D-
D+ D-
OVCUR/
PWRENB
OVCUR/
PWRENB
OVCUR/
PWRENB
OVCUR/
PWRENB
Figure 4.1 - GL852GT Block Diagram (Multiple TT)
© 2015 Genesys Logic, Inc. - All rights reserved.
GLI Confidential
Page 16
GENESYS [ GENESYS LOGIC ]
