欢迎访问ic37.com |
会员登录 免费注册
发布采购

GS9002A 参数 Datasheet PDF下载

GS9002A图片预览
型号: GS9002A
PDF下载: 下载PDF文件 查看货源
内容描述: GENLINX -TM GS9002A串行数字编码器 [GENLINX-TM GS9002A Serial Digital Encoder]
分类和应用: 编码器
文件页数/大小: 11 页 / 462 K
品牌: GENNUM [ GENNUM CORPORATION ]
 浏览型号GS9002A的Datasheet PDF文件第2页浏览型号GS9002A的Datasheet PDF文件第3页浏览型号GS9002A的Datasheet PDF文件第4页浏览型号GS9002A的Datasheet PDF文件第5页浏览型号GS9002A的Datasheet PDF文件第6页浏览型号GS9002A的Datasheet PDF文件第7页浏览型号GS9002A的Datasheet PDF文件第8页浏览型号GS9002A的Datasheet PDF文件第9页  
GENLINX
GS9002A
Serial Digital Encoder
DATA SHEET
FEATURES
• fully compatible with SMPTE-259M serial digital
standard
• supports up to four serial bit rates to 400 Mb/s
• accepts 8 bit and 10 bit TTL and CMOS
compatible parallel data inputs
• X + X + 1 scrambler, NRZI converter and sync
detector may be disabled for transparent data
transmission
• pseudo-ECL serial data and clock outputs
• single +5 or -5 volt supply
• 713 mW typical power dissipation (including ECL
pull-down loads).
• 44 pin PLCC packaging
• Pb-free and Green
APPLICATIONS
• 4ƒ
SC
, 4:2:2 and 360 Mb/s serial digital interfaces for
Video cameras, VTRs, Signal generators
ORDERING INFORMATION
9
4
NOT RECOMMENDED FOR NEW DESIGNS
DEVICE DESCRIPTION
The GS9002A is a monolithic bipolar integrated circuit
designed to serialize SMPTE 125M and SMPTE 244M bit
parallel digital signals as well as other 8 or 10 bit parallel
formats. This device performs the functions of sync detection,
9
parallel to serial conversion, data scrambling (using the X +
4
X +1 algorithm), 10x parallel clock multiplication and
conversion of NRZ to NRZI serial data. It supports any of four
selectable serial data rates from 100 Mb/s to over 360 Mb/s.
The data rates are set by resistors and are selected by an
on-board 2:4 decoder having two TTL level input address
lines.
Other features such as a sync detector output, a sync detector
disable input, and a lock detect output are also provided. The
9
4
X + X + 1 scrambler and NRZ to NRZI converter may be
bypassed to allow the output of the parallel to serial converter
to be directly routed to the output drivers.
The GS9002A provides pseudo-ECL outputs for the serial
data and serial clock as well as a single-ended pseudo-ECL
output of the regenerated parallel clock.
The GS9002A directly interfaces with cable drivers GS9007A,
GS9008A and GS9009A. The device requires a single +5 volt
or -5 volt supply and typically consumes 713 mW of power
while driving 100
loads. The 44 pin PLCC packaging
assures a small footprint for the complete encoder function.
Part Number
GS9002ACPM
GS9002ACPME3
Package
44 Pin PLCC
44 Pin PLCC
Temperature Pb-Free and Green
o°C to 70°C
o°C to 70°C
No
Yes
SCRAMBLER/
SERIALIZER
SELECT
SYNC DETECT
DISABLE
PARALLEL DATA
IN (10 BITS)
26
6
2:1 MUX
3
38
SYNC DETECT
SERIAL DATA
SERIAL DATA
7-16
INPUT
LATCH
SYNC
DETECT
39
P/S
CONVERTER
SCRAMBLER
NRZ
NRZI
42
SERIAL CLOCK
SERIAL CLOCK
PLD
SCLK
43
LOCK
DETECT
PCLK IN
17
PHASE
FREQUENCY
DETECT
20
LOCK DETECT
REGULATOR CAP
CHARGE
PUMP
VCO
29
LOOP FILTER
PCLK OUT
22
19
DIV BY 10
GENERATOR
DATA RATE
SWITCH
36
35
DRS0
DRS1
34
33
32
RVC00
RVC01
RVC02
RVC03
GS9002A
Patent No.5,357,220
31
FUNCTIONAL BLOCK DIAGRAM
Revision Date: June 2004
Document No. 24149 - 1
GENNUM CORPORATION P.O. Box 489, Stn A, Burlington, Ontario, Canada L7R 3Y3 tel. (905) 632-2996 fax: (905) 632-5946
Gennum Japan:
Shinjuku Green Tower Building 27F 6-14-1, Nishi Shinjuku Shinjuku-ku, Tokyo 160-0023 Japan
Tel: +81 (03) 3349-5501
Fax: +81 (03) 3349-5505