GENLINX
™
GS9010A Serial Digital
Automatic Tuning Subsystem
DATA SHEET
FEATURES
•
when used with the GS9005A or GS9015A and the
GS9000B or GS9000S, the GS9010A:
- constitutes an automatic 'tweakless' Serial
Digital receiving system
- eliminates the need for trim pots and external
temperature compensation for bit rates to 370 Mb/s
- automatically determines whether data is 4ƒsc
or 4:2:2, and whether the 4ƒsc data is NTSC or
PAL
- acquires lock from a 'no signal' condition in typically
50 ms
- holds lock during data interruptions for typically 2s
- relocks from synchronous switching in less than
10
µ
s
•
16 pin SOIC packaging
•
operates from a single +5 or -5 volt supply
•
typically consumes only 40 mW
•
immunity to spurious HSYNC inputs
•
defines minimum GS9005A VCO frequency after
extended absence of input signal
•
matches GS9005A capture range
DEVICE DESCRIPTION
The
GENLINX
™
GS9010A is a monolithic integrated
circuit designed to be an Automatic Tuning Subsystem
(ATS) when used with the GS9005A Receiver or the
GS9015A Reclocker and the GS9000B or GS9000S Decoder.
The GS9010A ATS eliminates the need to manually set or
externally temperature compensate the Receiver or Reclocker
VCO. The GS9010A can also determine whether the
incoming data stream is 4ƒsc NTSC, 4ƒsc PAL or component
4:2:2.
The GS9010A is an enhanced version of the GS9010. Pin
compatible with the GS9010, the GS9010A offers improved
noise immunity to spurious HSYNC signals.
The GS9010A includes a ramp generator/oscillator which
repeatedly sweeps the Receiver/Reclocker VCO frequency
over a set range until the system is correctly locked. Once
locked, an automatic fine tuning (AFT) loop maintains the
VCO control voltage at its optimum centre point over
variations in temperature. During normal operation, the
GS9000B or GS9000S Decoder provides continuous HSYNC
pulses which disable the ramp/oscillator of the GS9010A.
This maintains the correct Receiver/Reclocker VCO
frequency. When an interruption to the incoming data
stream is detected by the Receiver/Reclocker, the Carrier
Detect goes LOW and opens the AFT loop in order to
maintain the correct VCO frequency for a period of typically
2 seconds. If the signal is re-established within this 2
seconds, the Receiver/Reclocker will rapidly relock. For
periods longer than typically 2 seconds, the VCO slowly
drifts towards a minimum frequency. Typically after 2
minutes, the serial clock output of the PLL settles to
approximately 85 MHz when ƒ/2 is high or 170 MHz
when ƒ/2 is low. The GS9010A is packaged in a 16 pin
wide SOIC, operates from a single +5 or -5 volt supply
and typically consumes 40 mW of power.
+
-
4
V
REF
+
LOOP FILTER
(from GS9005A)
5
20k
-
3
CARRIER DETECT
(from GS9005A)
18k
14
OSCILLATOR
OSCILLATOR
11
25kΩ 8
ƒ/2
(to GS9005A)
6
÷
4
COMPOSITE /
COMPONENT
DETECTOR
13
HSYNC
( (from GS9000B
o orGS9000S)
2
OUT
(to GS9005A)
16
STANDARDS
THRESHOLD ADJUST
APPLICATIONS
• 4ƒsc, 4:2:2 & 360 Mb/s serial digital interfaces
ORDERING INFORMATION
Part Number
GS9010ACKC
GS9010ACTC
Package Type
16 Pin Wide SOIC
16 Pin Wide SOIC Tape
Temperature Range
0° to 70° C
0° to 70° C
1
PAL/NTSC
FREQUENCY
COMPENSATION
IN-
SWF
(from GS9000B
or GS9000S)
DELAY
10
9
FV CAP
Revision Date: August 1997
FUNCTIONAL BLOCK DIAGRAM
Document No. 521 - 01 - 05
GENNUM CORPORATION P.O. Box 489, Stn A, Burlington, Ontario, Canada L7R 3Y3 tel. (905) 632-2996 fax: (905) 632-5946
Gennum Japan Corporation: A-302 Miyamae Village, 2-10-42 Miyamae, Suginami-ku, Tokyo 168, Japan
tel. (03) 3334-7700
fax (03) 3247-8839
GENNUM [ GENNUM CORPORATION ]
