*(1/,1;
™
,,
GS9035C
Serial Digital Reclocker
DATA SHEET
FEATURES
• adjustment-free operation
• auto-rate selection for 4 SMPTE data rates: 143, 177,
270, 360Mb/s
• data rate indication output
• serial data output mute when PLL is not locked
• operation independent of SAV/EAV sync signals
• low jitter, low power
• single external VCO resistor for operation with four
input data rates
• large input jitter tolerance: typically 0.50 UI beyond
loop bandwidth at 270Mb/s
• power savings mode (output serial clock disable)
• system friendly: serial clock remains active when data
outputs muted
• robust lock detect
APPLICATIONS
The GS9035C is used for Clock and Data recovery, and
Jitter elimination for all high speed serial digital interface
applications involving SMPTE 259M and other data
standards.
DESCRIPTION
The GS9035C is a high performance clock and data
recovery IC designed for serial digital data. The GS9035C
receives either single-ended or differential PECL data and
outputs differential PECL clock and retimed data signals.
The GS9035C can operate in either auto or manual rate
selection mode. In auto mode the GS9035C is ideal for
multi-rate serial data protocols such as SMPTE 259M. In this
mode the GS9035C automatically detects and locks onto
the incoming data signal. For single rate data systems, the
GS9035C can be configured to operate in manual mode. In
both modes, the GS9035C requires only one external
resistor to set the VCO centre frequency and provides
adjustment-free operation.
The GS9035C has dedicated pins to indicate LOCK and
data rate. In addition, an internal muting function forces the
serial data outputs to a static state when input data is not
present or when the PLL is not locked. The serial clock
outputs can also be disabled resulting in a 10% power
savings.
The GS9035C is packaged in a 28 pin PLCC and operates
from a single +5 or -5 volt power supply.
ORDERING INFORMATION
PART NUMBER
PACKAGE
TEMPERATURE
GS9035C
GS9035CCPJ
GS9035CCTJ
28 pin PLCC
28 pin PLCC Tape
0°C to 70°C
0°C to 70°C
C
OSC
CARRIER DETECT
PHASELOCK
HARMONIC
LOGIC
LOCK
SDO
FREQUENCY
ACQUISITION
2
SDO
PHASE
DETECTOR
CLK_EN
SCO
SCO
DIVISION
2 BIT
COUNTER
SMPTE
AUTO/MAN
DDI/DDI
CHARGE
PUMP
VCO
DECODER
SSO
SS1
LF+ LFS LF-
CBG
R
VCO
BLOCK DIAGRAM
Revision Date: June 2003
GENNUM CORPORATION P.O. Box 489, Stn. A, Burlington, Ontario, Canada L7R 3Y3
Tel. +1 (905) 632-2996 Fax. +1 (905) 632-5946 E-mail: info@gennum.com
www.gennum.com
Document No. 20582 - 3
GENNUM [ GENNUM CORPORATION ]
