欢迎访问ic37.com |
会员登录 免费注册
发布采购

GS72116AJ-10I 参数 Datasheet PDF下载

GS72116AJ-10I图片预览
型号: GS72116AJ-10I
PDF下载: 下载PDF文件 查看货源
内容描述: 128K ×16的2Mb SRAM的异步 [128K x 16 2Mb Asynchronous SRAM]
分类和应用: 存储内存集成电路静态存储器光电二极管
文件页数/大小: 18 页 / 491 K
品牌: GSI [ GSI TECHNOLOGY ]
 浏览型号GS72116AJ-10I的Datasheet PDF文件第2页浏览型号GS72116AJ-10I的Datasheet PDF文件第3页浏览型号GS72116AJ-10I的Datasheet PDF文件第4页浏览型号GS72116AJ-10I的Datasheet PDF文件第5页浏览型号GS72116AJ-10I的Datasheet PDF文件第6页浏览型号GS72116AJ-10I的Datasheet PDF文件第7页浏览型号GS72116AJ-10I的Datasheet PDF文件第8页浏览型号GS72116AJ-10I的Datasheet PDF文件第9页  
GS72116ATP/J/T/U
SOJ, TSOP, FP-BGA, TQFP
Commercial Temp
Industrial Temp
Features
• Fast access time: 7, 8, 10, 12 ns
• CMOS low power operation: 145/125/100/85 mA at
minimum cycle time
• Single 3.3 V power supply
• All inputs and outputs are TTL-compatible
• Byte control
• Fully static operation
• Industrial Temperature Option:
–40°
to 85°C
• Package line up
J: 400 mil, 44-pin SOJ package
TP: 400 mil, 44-pin TSOP Type II package
T: 10 mm x 10 mm, 44-pin TQFP
U: 6 mm x 8 mm Fine Pitch Ball Grid Array package
128K x 16
2Mb Asynchronous SRAM
A
4
A
3
A
2
A
1
A
0
CE
DQ
1
DQ
2
DQ
3
DQ
4
V
DD
V
SS
DQ
5
DQ6
DQ7
DQ
8
WE
A
15
A
14
A
13
A
12
A
16
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
7, 8, 10, 12 ns
3.3 V V
DD
Center V
DD
and V
SS
SOJ 128K x 16-Pin Configuration
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
27
26
25
24
23
A
5
A
6
A
7
OE
UB
LB
DQ
16
DQ
15
DQ
14
DQ
13
V
SS
V
DD
DQ
12
DQ
11
DQ
10
DQ
9
NC
A
8
A
9
A
10
A
11
NC
Top view
44-pin
SOJ
Description
The GS72116A is a high speed CMOS Static RAM organized
as 131,072 words by 16 bits. Static design eliminates the need
for external clocks or timing strobes. The GS operates on a sin-
gle 3.3 V power supply and all inputs and outputs are TTL-
compatible. The GS72116A is available in a 6 mm x 8 mm
Fine Pitch BGA package, a 10 mm x 10 mm TQFP package, as
well as in 400 mil SOJ and 400 mil TSOP Type-II packages.
Package J
Pin Descriptions
Symbol
A
0
–A
16
DQ
1
–DQ
16
CE
LB
UB
WE
OE
V
DD
V
SS
NC
Description
Address input
Data input/output
Chip enable input
Lower byte enable input
(DQ1 to DQ8)
Upper byte enable input
(DQ9 to DQ16)
Write enable input
Output enable input
+3.3 V power supply
Ground
No connect
Rev: 1.04a 10/2002
1/18
© 2001, Giga Semiconductor, Inc.
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.