欢迎访问ic37.com |
会员登录 免费注册
发布采购

GS8162Z36BD-200 参数 Datasheet PDF下载

GS8162Z36BD-200图片预览
型号: GS8162Z36BD-200
PDF下载: 下载PDF文件 查看货源
内容描述: 18MB流水线和流量通过同步NBT SRAM [18Mb Pipelined and Flow Through Synchronous NBT SRAM]
分类和应用: 存储内存集成电路静态存储器
文件页数/大小: 34 页 / 1555 K
品牌: GSI [ GSI TECHNOLOGY ]
 浏览型号GS8162Z36BD-200的Datasheet PDF文件第2页浏览型号GS8162Z36BD-200的Datasheet PDF文件第3页浏览型号GS8162Z36BD-200的Datasheet PDF文件第4页浏览型号GS8162Z36BD-200的Datasheet PDF文件第5页浏览型号GS8162Z36BD-200的Datasheet PDF文件第6页浏览型号GS8162Z36BD-200的Datasheet PDF文件第7页浏览型号GS8162Z36BD-200的Datasheet PDF文件第8页浏览型号GS8162Z36BD-200的Datasheet PDF文件第9页  
GS8162Z18/36B(B/D)
119- & 165-Bump BGA
Commercial Temp
Industrial Temp
Features
• NBT (No Bus Turn Around) functionality allows zero wait
Read-Write-Read bus utilization; fully pin-compatible with
both pipelined and flow through NtRAM™, NoBL™ and
ZBT™ SRAMs
• 2.5 V or 3.3 V +10%/–10% core power supply
• 2.5 V or 3.3 V I/O supply
• User-configurable Pipeline and Flow Through mode
• ZQ mode pin for user-selectable high/low output drive
• IEEE 1149.1 JTAG-compatible Boundary Scan
• On-chip write parity checking; even or odd selectable
• On-chip parity encoding and error detection
• LBO pin for Linear or Interleave Burst mode
• Pin-compatible with 2M, 4M, and 8M devices
• Byte write operation (9-bit Bytes)
• 3 chip enable signals for easy depth expansion
• ZZ Pin for automatic power-down
• JEDEC-standard 119-bump and 165-bump BGA packages
• RoHS-compliant 119-bump and 165-bump BGA packages
available
18Mb Pipelined and Flow Through
Synchronous NBT SRAM
250 MHz–150 MHz
2.5 V or 3.3 V V
DD
2.5 V or 3.3 V I/O
Because it is a synchronous device, address, data inputs, and
read/write control inputs are captured on the rising edge of the
input clock. Burst order control (LBO) must be tied to a power
rail for proper operation. Asynchronous inputs include the
Sleep mode enable (ZZ) and Output Enable. Output Enable can
be used to override the synchronous control of the output
drivers and turn the RAM's output drivers off at any time.
Write cycles are internally self-timed and initiated by the rising
edge of the clock input. This feature eliminates complex off-
chip write pulse generation required by asynchronous SRAMs
and simplifies input signal timing.
The GS8162Z18/36B(B/D) may be configured by the user to
operate in Pipeline or Flow Through mode. Operating as a
pipelined synchronous device, in addition to the rising-edge-
triggered registers that capture input signals, the device
incorporates a rising edge triggered output register. For read
cycles, pipelined SRAM output data is temporarily stored by
the edge-triggered output register during the access cycle and
then released to the output drivers at the next rising edge of
clock.
The GS8162Z18/36B(B/D) is implemented with GSI's high
performance CMOS technology and is available in a JEDEC-
standard 119-bump or 165-bump BGA package.
Functional Description
The GS8162Z18/36B(B/D) is an 18Mbit Synchronous Static
SRAM. GSI's NBT SRAMs, like ZBT, NtRAM, NoBL or
other pipelined read/double late write or flow through read/
single late write SRAMs, allow utilization of all available bus
bandwidth by eliminating the need to insert deselect cycles
when the device is switched from read to write cycles.
Parameter Synopsis
-250
Pipeline
3-1-1-1
t
KQ
tCycle
Curr
(x18)
Curr
(x36)
t
KQ
tCycle
Curr
(x18)
Curr
(x36)
2.5
4.0
295
345
5.5
5.5
225
255
-200
3.0
5.0
245
285
6.5
6.5
200
220
-150
3.8
6.7
200
225
7.5
7.5
185
205
Unit
ns
ns
mA
mA
ns
ns
mA
mA
Flow Through
2-1-1-1
Rev: 1.04a 2/2006
1/34
© 2004, GSI Technology
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.