欢迎访问ic37.com |
会员登录 免费注册
发布采购

GS841Z18AGT-100 参数 Datasheet PDF下载

GS841Z18AGT-100图片预览
型号: GS841Z18AGT-100
PDF下载: 下载PDF文件 查看货源
内容描述: 4MB流水线和流量通过同步NBT SRAM的 [4Mb Pipelined and Flow Through Synchronous NBT SRAMs]
分类和应用: 静态存储器
文件页数/大小: 30 页 / 658 K
品牌: GSI [ GSI TECHNOLOGY ]
 浏览型号GS841Z18AGT-100的Datasheet PDF文件第6页浏览型号GS841Z18AGT-100的Datasheet PDF文件第7页浏览型号GS841Z18AGT-100的Datasheet PDF文件第8页浏览型号GS841Z18AGT-100的Datasheet PDF文件第9页浏览型号GS841Z18AGT-100的Datasheet PDF文件第11页浏览型号GS841Z18AGT-100的Datasheet PDF文件第12页浏览型号GS841Z18AGT-100的Datasheet PDF文件第13页浏览型号GS841Z18AGT-100的Datasheet PDF文件第14页  
GS841Z18/36AT-180/166/150/100
Burst Cycles
Although NBT RAMs are designed to sustain 100% bus bandwidth by eliminating turnaround cycle when there is transition from
read to write, multiple back-to-back reads or writes may also be performed. NBT SRAMs provide an on-chip burst address
generator that can be utilized, if desired, to further simplify burst read or write implementations. The ADV control pin, when
driven high, commands the SRAM to advance the internal address counter and use the counter generated address to read or write
the SRAM. The starting address for the first cycle in a burst cycle series is loaded into the SRAM by driving the ADV pin low, into
Load mode.
Burst Order
The burst address counter wraps around to its initial state after four addresses (the loaded address and three more) have been
accessed. The burst sequence is determined by the state of the Linear Burst Order pin (LBO). When this pin is Low, a linear burst
sequence is selected. When the RAM is installed with the LBO pin tied high, Interleaved burst sequence is selected. See the tables
below for details.
Mode Pin Functions
Mode Name
Burst Order Control
Power Down Control
Pin Name
LBO
ZZ
State
L
H
L or NC
H
Function
Linear Burst
Interleaved Burst
Active
Standby, I
DD
= I
SB
Note:
There is a pull-down device on the ZZ pin, so this input pin can be unconnected and the chip will operate in the default states as specified in
the above tables.
Burst Counter Sequences
Linear Burst Sequence
A[1:0] A[1:0] A[1:0] A[1:0]
1st address
2nd address
3rd address
4th address
00
01
10
11
01
10
11
00
10
11
00
01
11
00
01
10
Interleaved Burst Sequence
A[1:0] A[1:0] A[1:0] A[1:0]
1st address
2nd address
3rd address
4th address
00
01
10
11
01
00
11
10
10
11
00
01
11
10
01
00
Note:
The burst counter wraps to initial state on the 5th clock.
Note:
The burst counter wraps to initial state on the 5th clock.
BPR 1999.05.18
Rev: 1.02 11/2004
10/30
© 2001, GSI Technology
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.