欢迎访问ic37.com |
会员登录 免费注册
发布采购

HDD32M72D9RPW-13B 参数 Datasheet PDF下载

HDD32M72D9RPW-13B图片预览
型号: HDD32M72D9RPW-13B
PDF下载: 下载PDF文件 查看货源
内容描述: DDR SDRAM模组256Mbyte ( 32Mx72bit )的基础上, 32Mx8 , 4Banks 8K参考, 184PIN -DIMM与PLL和注册 [DDR SDRAM Module 256Mbyte (32Mx72bit), based on 32Mx8, 4Banks 8K Ref., 184Pin-DIMM with PLL & Register]
分类和应用: 动态存储器双倍数据速率
文件页数/大小: 10 页 / 407 K
品牌: HANBIT [ HANBIT ELECTRONICS CO.,LTD ]
 浏览型号HDD32M72D9RPW-13B的Datasheet PDF文件第2页浏览型号HDD32M72D9RPW-13B的Datasheet PDF文件第3页浏览型号HDD32M72D9RPW-13B的Datasheet PDF文件第4页浏览型号HDD32M72D9RPW-13B的Datasheet PDF文件第5页浏览型号HDD32M72D9RPW-13B的Datasheet PDF文件第6页浏览型号HDD32M72D9RPW-13B的Datasheet PDF文件第7页浏览型号HDD32M72D9RPW-13B的Datasheet PDF文件第8页浏览型号HDD32M72D9RPW-13B的Datasheet PDF文件第9页  
HANBit
HDD32M72D9RPW
DDR SDRAM Module 256Mbyte (32Mx72bit), based on 32Mx8, 4Banks
8K Ref., 184Pin-DIMM with PLL & Register
Part No. HDD32M72D9RPW
GENERAL DESCRIPTION
The HDD32M72D9RPW is a 32M x 72 bit Double Data Rate(DDR) Synchronous Dynamic RAM high-density memory
module. The module consists of nine CMOS 32M x 8 bit with 4banks DDR SDRAMs in 66pin TSOP-II 400mil packages and
2K EEPROM in 8-pin TSSOP package on a 184-pin glass-epoxy. Four 0.1uF decoupling capacitors are mounted on the
printed circuit board in parallel for each DDR SDRAM. The HDD32M72D9RPW is a DIMM(Dual in line Memory
Module) .Synchronous design allows precise cycle control with the use of system clock. Data I/O transactions are possible
on both edges of DQS. Range of operating frequencies, programmable latencies and burst lengths allows the same device
to be useful for a variety of high bandwidth, high performance memory sy stem applications. All module components may be
powered from a single 2.5V DC power supply and all inputs and outputs are SSTL_2 compatible.
FEATURES
Part Identification
HDD32M72D9RPW
10A
HDD32M72D9RPW
13A
HDD32M72D9RPW
13B
:
:
:
100MHz (CL=2)
133MHz (CL=2)
133MHz (CL=2.5)
2.5V
±
0.2V VDD and VDDQ power supply
Double-data-rate architecture; two data transfers per clock cycle
Bidirectional data strobe(DQS)
Differential clock inputs(CK and /CK)
DLL aligns DQ and DQS transition with CK transition
Programmable Read latency 2, 2.5 (clock)
Programmable Burst length (2, 4, 8)
Programmable Burst type (sequential & interleave)
Edge aligned data output, center aligned data input
Auto & Self refresh, 7.8us refresh interval (8K/64ms refresh)
The used device is 8M x 8bit x 4Banks DDR SDRAM
URL : www.hbe.co.kr
REV 1.0 (JUNE.2003)
1
HANBit Electronics Co.,Ltd.