欢迎访问ic37.com |
会员登录 免费注册
发布采购

HMN5128JV-85 参数 Datasheet PDF下载

HMN5128JV-85图片预览
型号: HMN5128JV-85
PDF下载: 下载PDF文件 查看货源
内容描述: 非易失性SRAM模块的4Mbit ( 512K ×8位) , 34PIN - JLCC , 3.3V [Non-Volatile SRAM MODULE 4Mbit (512K x 8-Bit),34Pin-JLCC, 3.3V]
分类和应用: 静态存储器
文件页数/大小: 9 页 / 166 K
品牌: HANBIT [ HANBIT ELECTRONICS CO.,LTD ]
 浏览型号HMN5128JV-85的Datasheet PDF文件第2页浏览型号HMN5128JV-85的Datasheet PDF文件第3页浏览型号HMN5128JV-85的Datasheet PDF文件第4页浏览型号HMN5128JV-85的Datasheet PDF文件第5页浏览型号HMN5128JV-85的Datasheet PDF文件第6页浏览型号HMN5128JV-85的Datasheet PDF文件第7页浏览型号HMN5128JV-85的Datasheet PDF文件第8页浏览型号HMN5128JV-85的Datasheet PDF文件第9页  
HANBit
HMN5128JV
Non-Volatile SRAM MODULE 4Mbit (512K x 8-Bit),34Pin-JLCC, 3.3V
Part No. HMN5128JV
GENERAL DESCRIPTION
The HMN5128JV Nonvolatile SRAM is a 4,194,304-bit static RAM organized as 524,288 bytes by 8 bits.
The HMN5128JV has a self-contained lithium energy source provide reliable non-volatility coupled with the unlimited write
cycles of standard SRAM and integral control circuitry which constantly monitors the single 3.3V supply for an out-of-
tolerance condition. When such a condition occurs, the lithium energy source is automatically switched on to sustain the
memory until after Vcc returns valid and write protection is unconditionally enabled to prevent garbled data. In addition the
SRAM is unconditionally write-protected to prevent an inadvertent write operation. At this time the integral energy source is
switched on to sustain the memory until after V
CC
returns valid.
The HMN5128JV uses extremely low standby current CMOS SRAM’s, coupled with small lithium coin cells to provide non-
volatility without long write-cycle times and the write-cycle limitations associated with EEPROM.
FEATURES
w
Access time : 70, 85 ns
w
High-density design : 4Mbit Design
w
Battery internally isolated until power is applied
w
Industry-standard 34-pin 512K x 8 pinout
w
Unlimited write cycles
w
Data retention in the absence of V
CC
w
10-years minimum data retention in absence of power
w
Automatic write-protection during power-up/power-down
cycles
w
Data is automatically protected during power loss
w
Conventional SRAM operation; unlimited write cycles
/BL
A(15)
A(16)
/RST
VCC
/WE
/OE
/CE
D(7)
D(6)
D(5)
D(4)
D(3)
D(2)
D(1)
D(0)
VSS
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
PIN ASSIGNMENT
34
33
32
31
30
29
28
27
26
25
24
23
22
21
20
19
18
A(18)
A(17)
A(14)
A(13)
A(12)
A(11)
A(10)
A(9)
A(8)
A(7)
A(6)
A(5)
A(4)
A(3)
A(2)
A(1)
A(0)
JLCC
TOP VIEW
OPTIONS
w
Timing
70 ns
85 ns
-70
-85
MARKING
34-pin Encapsulated Package
URL:www.hbe.co.kr
Rev.0.0 (FEBRUARY/ 2002)
1
HANBit Electronics Co.,Ltd.