欢迎访问ic37.com |
会员登录 免费注册
发布采购

HSD32M64F8V-13 参数 Datasheet PDF下载

HSD32M64F8V-13图片预览
型号: HSD32M64F8V-13
PDF下载: 下载PDF文件 查看货源
内容描述: 同步DRAM模块, 256Mbyte ( 32M ×64位)的基础上32Mx8 , 4Banks , 8K参考SMM 。 , 3.3V [Synchronous DRAM Module, 256Mbyte ( 32M x 64-Bit ) SMM based on 32Mx8, 4Banks, 8K Ref., 3.3V]
分类和应用: 存储动态存储器
文件页数/大小: 11 页 / 89 K
品牌: HANBIT [ HANBIT ELECTRONICS CO.,LTD ]
 浏览型号HSD32M64F8V-13的Datasheet PDF文件第1页浏览型号HSD32M64F8V-13的Datasheet PDF文件第2页浏览型号HSD32M64F8V-13的Datasheet PDF文件第4页浏览型号HSD32M64F8V-13的Datasheet PDF文件第5页浏览型号HSD32M64F8V-13的Datasheet PDF文件第6页浏览型号HSD32M64F8V-13的Datasheet PDF文件第7页浏览型号HSD32M64F8V-13的Datasheet PDF文件第8页浏览型号HSD32M64F8V-13的Datasheet PDF文件第9页  
HANBit  
HSD32M64F8V/VA  
PIN FUNCTION DESCRIPTION  
Pin  
Name  
System clock  
Chip enable  
Input Function  
CLK  
/CE  
Active on the positive going edge to sample all inputs.  
Disables or enables device operation by masking or enabling all inputs except  
CLK, CKE and DQM  
CKE  
Clock enable  
Masks system clock to freeze operation from the next clock cycle.  
CKE should be enabled at least one cycle prior to new command.  
Disable input buffers for power down in standby.  
CKE should be enabled 1CLK+tSS prior to valid command.  
Row/column addresses are multiplexed on the same pins.  
Row address : RA0 ~ RA12, Column address : CA0 ~ CA9  
A0 ~ A12  
BA0 ~ BA1  
/RAS  
Address  
Bank select address Selects bank to be activated during row address latch time.  
Selects bank for read/write during column address latch time.  
Row address strobe Latches row addresses on the positive going edge of the CLK with RAS low.  
Enables row access & precharge.  
/CAS  
Column  
address Latches column addresses on the positive going edge of the CLK with CAS low.  
Enables column access.  
strobe  
/WE  
Write enable  
Enables write operation and row precharge.  
Latches data in starting from CAS, WE active.  
DQM0 ~ 7  
Data  
input/output Makes data output Hi-Z, tSHZ after the clock and masks the output.  
Blocks data input when DQM active. (Byte masking)  
mask  
DQ0 ~ 63  
Vcc/Vss  
Data input/output  
Power  
Data inputs/outputs are multiplexed on the same pins.  
Power and ground for the input buffers and the core logic.  
supply/ground  
ABSOLUTE MAXIMUM RATINGS  
PARAMETER  
Voltage on Any Pin Relative to Vss  
Voltage on Vcc Supply Relative to Vss  
Power Dissipation  
SYMBOL  
VIN ,OUT  
Vcc  
RATING  
-1V to 4.6V  
-1V to 4.6V  
8W  
PD  
o
o
Storage Temperature  
TSTG  
-55 C to 150 C  
Short Circuit Output Current  
IOS  
400mA  
Notes :  
Permanent device damage may occur if " Absolute Maximum Ratings" are exceeded. Functional operation should be  
restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum  
rating conditions for extended periods may affect device reliability.  
URL:www.hbe.co.kr  
REV.1.0 (August.2002)  
HANBit Electronics Co.,Ltd.  
3