欢迎访问ic37.com |
会员登录 免费注册
发布采购

CD74HC4094E 参数 Datasheet PDF下载

CD74HC4094E图片预览
型号: CD74HC4094E
PDF下载: 下载PDF文件 查看货源
内容描述: 高速CMOS逻辑8级移位和存储总线寄存器,三态 [High Speed CMOS Logic 8-Stage Shift and Store Bus Register, Three-State]
分类和应用: 存储触发器逻辑集成电路光电二极管输出元件
文件页数/大小: 8 页 / 69 K
品牌: HARRIS [ HARRIS CORPORATION ]
 浏览型号CD74HC4094E的Datasheet PDF文件第2页浏览型号CD74HC4094E的Datasheet PDF文件第3页浏览型号CD74HC4094E的Datasheet PDF文件第4页浏览型号CD74HC4094E的Datasheet PDF文件第5页浏览型号CD74HC4094E的Datasheet PDF文件第6页浏览型号CD74HC4094E的Datasheet PDF文件第7页浏览型号CD74HC4094E的Datasheet PDF文件第8页  
Semiconductor
CD74HC4094,
CD74HCT4094
High Speed CMOS Logic
8-Stage Shift and Store Bus Register, Three-State
Description
The Harris CD74HC4094 and CD74HCT4094 are 8-stage
serial shift registers having a storage latch associated with
each stage for strobing data from the serial input to parallel
buffered three-state outputs. The parallel outputs may be
connected directly to common bus lines. Data is shifted on
positive clock transitions. The data in each shift register
stage is transferred to the storage register when the Strobe
input is high. Data in the storage register appears at the
outputs whenever the Output-Enable signal is high.
Two serial outputs are available for cascading a number of
these devices. Data is available at the QS
1
serial output
terminal on positive clock edges to allow for high-speed
operation in cascaded system in which the clock rise time is
fast. The same serial information, available at the QS
2
terminal on the next negative clock edge, provides a means
for cascading these devices when the clock rise time is slow.
November 1997
Features
• Buffered Inputs
• Separate Serial Outputs Synchronous to Both
Positive and Negative Clock Edges For Cascading
• Fanout (Over Temperature Range)
- Standard Outputs . . . . . . . . . . . . . . . 10 LSTTL Loads
- Bus Driver Outputs . . . . . . . . . . . . . 15 LSTTL Loads
• Wide Operating Temperature Range . . . -55
o
C to 125
o
C
• Balanced Propagation Delay and Transition Times
• Significant Power Reduction Compared to LSTTL
Logic ICs
• HC Types
- 2V to 6V Operation
- High Noise Immunity: N
IL
= 30%, N
IH
= 30% of V
CC
at V
CC
= 5V
• HCT Types
- 4.5V to 5.5V Operation
- Direct LSTTL Input Logic Compatibility,
V
IL
= 0.8V (Max), V
IH
= 2V (Min)
- CMOS Input Compatibility, I
l
1µA at V
OL
, V
OH
[ /Title
(CD74H
C4094,
CD74H
CT4094
)
/Sub-
ject
(High
Speed
CMOS
Logic 8-
Ordering Information
PART NUMBER
CD74HC4094E
CD74HCT4094E
CD74HC4094M
TEMP. RANGE (
o
C)
-55 to 125
-55 to 125
-55 to 125
-55 to 125
PACKAGE
16 Ld PDIP
16 Ld PDIP
16 Ld SOIC
16 Ld SOIC
PKG.
NO.
E16.3
E16.3
M16.15
M16.15
Pinout
CD74HC4094, CD74HCT4094
(PDIP, SOIC)
TOP VIEW
STROBE 1
DATA 2
CP 3
Q
0
4
Q
1
5
Q
2
6
Q
3
7
GND 8
16 V
CC
15 OE
14 Q
4
13 Q
5
12 Q
6
11 Q
7
10 QS
2
9 QS
1
CD74HCT4094M
NOTES:
1. When ordering, use the entire part number. Add the suffix 96 to
obtain the variant in the tape and reel.
2. Wafer or die for this part number is available which meets all elec-
trical specifications. Please contact your local sales office or
Harris customer service for ordering information.
CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper IC Handling Procedures.
Copyright
©
Harris Corporation 1997
File Number
1779.1
1