欢迎访问ic37.com |
会员登录 免费注册
发布采购

HT1621B 参数 Datasheet PDF下载

HT1621B图片预览
型号: HT1621B
PDF下载: 下载PDF文件 查看货源
内容描述: 内存映射32×4 LCD控制器的I / O MCU [RAM Mapping 324 LCD Controller for I/O MCU]
分类和应用: 控制器
文件页数/大小: 20 页 / 177 K
品牌: HOLTEK [ HOLTEK SEMICONDUCTOR INC ]
 浏览型号HT1621B的Datasheet PDF文件第1页浏览型号HT1621B的Datasheet PDF文件第2页浏览型号HT1621B的Datasheet PDF文件第3页浏览型号HT1621B的Datasheet PDF文件第5页浏览型号HT1621B的Datasheet PDF文件第6页浏览型号HT1621B的Datasheet PDF文件第7页浏览型号HT1621B的Datasheet PDF文件第8页浏览型号HT1621B的Datasheet PDF文件第9页  
HT1621
Pad Coordinates
Pad No.
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
X
-55.04
-58.52
-58.52
-58.52
-58.52
-58.52
-58.52
-58.52
-58.52
-58.52
-44.07
-31.58
-20.70
-13.98
-7.05
-0.34
6.33
12.96
19.59
58.14
58.14
58.14
58.14
58.14
Y
59.46
22.18
15.56
5.36
-4.51
-11.14
-34.76
-41.90
-49.13
-59.08
-59.08
-59.08
-59.08
-59.08
-59.08
-59.08
-59.08
-59.08
-59.08
-58.44
-51.81
-45.18
-38.55
-31.92
Pad No.
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
X
58.14
58.14
58.14
58.14
58.14
58.14
58.14
58.14
55.55
48.92
42.29
35.66
29.03
22.40
15.77
9.14
2.42
-4.21
-10.84
-17.47
-24.10
-30.73
-38.17
-45.39
Y
-25.29
-18.66
-11.94
-5.31
1.32
7.95
14.58
21.21
59.46
59.46
59.46
59.46
59.46
59.46
59.46
59.46
59.46
59.46
59.46
59.46
59.46
59.46
59.46
59.46
Unit: mil
Pad Description
Pad No.
Pad Name
I/O
Function
Chip selection input with pull-high resistor
When the CS is logic high, the data and command read from or written to
the HT1621 are disabled. The serial interface circuit is also reset. But if CS
is at logic low level and is input to the CS pad, the data and command trans-
mission between the host controller and the HT1621 are all enabled.
READ clock input with pull-high resistor
Data in the RAM of the HT1621 are clocked out on the falling edge of the RD
signal. The clocked out data will appear on the DATA line. The host control-
ler can use the next rising edge to latch the clocked out data.
WRITE clock input with pull-high resistor
Data on the DATA line are latched into the HT1621 on the rising edge of the
WR signal.
Serial data input/output with pull-high resistor
Negative power supply, ground
The OSCI and OSCO pads are connected to a 32.768kHz crystal in order to
generate a system clock. If the system clock comes from an external clock
source, the external clock source should be connected to the OSCI pad. But
if an on-chip RC oscillator is selected instead, the OSCI and OSCO pads
can be left open.
LCD power input
Positive power supply
Time base or WDT overflow flag, NMOS open drain output
2kHz or 4kHz tone frequency output pair
LCD common outputs
LCD segment outputs
1
CS
I
2
RD
I
3
4
5
7
6
8
9
10
11, 12
13~16
48~17
WR
DATA
VSS
OSCI
OSCO
VLCD
VDD
IRQ
BZ, BZ
COM0~COM3
SEG0~SEG31
I
I/O
¾
I
O
I
¾
O
O
O
O
Rev. 1.30
4
August 6, 2003