欢迎访问ic37.com |
会员登录 免费注册
发布采购

L6713A 参数 Datasheet PDF下载

L6713A图片预览
型号: L6713A
PDF下载: 下载PDF文件 查看货源
内容描述: 与英特尔VR10 , VR11和AMD的6位CPU的嵌入式驱动2/3相位控制器 [2/3 Phase controller with embedded drivers for Intel VR10, VR11 and AMD 6 bit CPUs]
分类和应用: 驱动控制器
文件页数/大小: 64 页 / 628 K
品牌: HOLTEK [ HOLTEK SEMICONDUCTOR INC ]
 浏览型号L6713A的Datasheet PDF文件第5页浏览型号L6713A的Datasheet PDF文件第6页浏览型号L6713A的Datasheet PDF文件第7页浏览型号L6713A的Datasheet PDF文件第8页浏览型号L6713A的Datasheet PDF文件第10页浏览型号L6713A的Datasheet PDF文件第11页浏览型号L6713A的Datasheet PDF文件第12页浏览型号L6713A的Datasheet PDF文件第13页  
L6713A
Table 1. Pin description
Pin
Function
Pin settings
32
SS/ LTBG/
AMD
Soft Start OSCillator, LTB Gain and AMD selection Pin.
It allows selecting between INTEL DACs and AMD DAC.
Short to SGND to select AMD DAC otherwise INTEL mode is selected.
When INTEL mode is selected trough this pin it is possible to select the Soft
Start Time and also the Gain of LTB Technology
.
and
for details.
Over Voltage Programming Pin. Internally pulled up by 12.5µA(typ) to 5V.
Leave floating to use built-in protection thresholds as reported into
Connect to SGND through a R
OVP
resistor and filter with 100pF (max) to set the
OVP threshold to a fixed voltage according to the R
OVP
resistor.
Section for details.
Intel Mode.Internally pulled up by 12.5µA(typ) to 5V.
It allows selecting between VR10 (short to SGND,
Table 7)
or VR11 (floating,
See Table 6)
DACs.
for details.
AMD Mode.
Not Applicable. Needs to be shorted to SGND.
Over Current SET Pin.
Connect to SGND through a R
OCSET
resistor to set the OCP threshold.Connect
also a C
OCSET
capacitor to set a delay for the OCP intervention.
for details.
Connect to the negative side of the load to perform remote sense.
for proper layout of this connection.
Oscillator Pin.
It allows programming the switching frequency F
SW
of each channel: the
equivalent switching frequency at the load side results in being multiplied by the
phase number N.
Frequency is programmed according to the resistor connected from the pin vs.
SGND or VCC with a gain of 6kHz/µA (see relevant section for details). Leaving
the pin floating programs a switching frequency of 200kHz per phase.
The pin is forced high (5V) to signal an OVP FAULT: to recover from this
condition, cycle VCC or the OUTEN pin.
for details.
33
OVP
34
VID_SEL
35
OCSET
36
FBG
37
OSC/
FAULT
38
VID7 - Intel Mode.
See VID5 to VID0 Section.
DVID - AMD Mode.
DVID Output.
VID7/DVID CMOS output pulled high when the controller is performing a D-VID transition
(with 32 clock cycle delay after the transition has finished).
Section for details.
VID6
Intel Mode.
See VID5 to VID0 Section.
AMD Mode.
Not Applicable. Needs to be shorted to SGND.
39
9/64