欢迎访问ic37.com |
会员登录 免费注册
发布采购

HI-3210PQI 参数 Datasheet PDF下载

HI-3210PQI图片预览
型号: HI-3210PQI
PDF下载: 下载PDF文件 查看货源
内容描述: ARINC 429数据管理引擎/八通道接收器/发射器四 [ARINC 429 DATA MANAGEMENT ENGINE / Octal Receiver / Quad Transmitter]
分类和应用: 微控制器和处理器串行IO控制器通信控制器外围集成电路
文件页数/大小: 42 页 / 159 K
品牌: HOLTIC [ HOLT INTEGRATED CIRCUITS ]
 浏览型号HI-3210PQI的Datasheet PDF文件第1页浏览型号HI-3210PQI的Datasheet PDF文件第2页浏览型号HI-3210PQI的Datasheet PDF文件第4页浏览型号HI-3210PQI的Datasheet PDF文件第5页浏览型号HI-3210PQI的Datasheet PDF文件第6页浏览型号HI-3210PQI的Datasheet PDF文件第7页浏览型号HI-3210PQI的Datasheet PDF文件第8页浏览型号HI-3210PQI的Datasheet PDF文件第9页  
HI-3210
APPLICATION OVERVIEW
The HI-3210 is a flexible device for managing ARINC 429
communications and data storage in many avionics
applications. The device architecture centers around a
32K x 8 static RAM used for data storage, data filtering
tables and table-driven transmission schedulers. Once
configured, the device can operate autonomously without
a host CPU, negating the need for software development
or DO-178 certification. Configuration data may be
uploaded into the device from an external EEPROM,
following system reset.
The device supports up to eight ARINC 429 receive
channels. Received data is stored in on-chip RAM
organized by channel number and label. The data table
continually updates as new labels arrive. Programmable
interrupts and filters alert the host subsystem to labels of
interest.
Each ARINC 429 receive channel also includes a 32
message deep FIFO allowing selected label data to be
queued for subsequent host access.
The HI-3210 includes four independent ARINC 429
transmit channels. Transmission may be controlled
entirely by an external CPU, or autonomously by
programming one or more of the four on-chip ARINC 429
transmit schedulers. These allow periodic transmission
to occur without CPU. Source data for transmission may
be selected from RAM based tables of constants and / or
from the received channel data. Powerful options exist for
constructing ARINC 429 labels as well as controlling their
timing and conditional transmission.
Even when running under the control of schedulers, the
host CPU may insert new labels for transmission at will.
The following examples show five possible configurations
of how the HI-3210 may be used:
Example 1. ARINC 429 Data reception using on-chip RAM
RECEIVER 7
Channel 7, Label FF
Channel 7, Label 01
Channel 7, Label 00
RECEIVER 6
Channel 6, Label FF
Channel 6, Label 01
Channel 6, Label 00
Channel 5, Label FF
Channel 5, Label 01
Channel 5, Label 00
RECEIVER 5
8 x ARINC 429
Receive Buses
RECEIVER 4
Channel 4, Label FF
Channel 4, Label 01
Channel 4, Label 00
Channel 3, Label FF
Channel 3, Label 01
Channel 3, Label 00
Channel 2, Label FF
Channel 2, Label 01
Channel 2, Label 00
ARINC 429
RECEIVE
INTERRUPT
TABLE
AINT
AACK
Host CPU
SPI
HCSB
HSCLK
HMOSI
HMISO
RECEIVER 3
RECEIVER 2
RECEIVER 1
Channel 1, Label FF
Channel 1, Label 01
Channel 1, Label 00
Channel 0, Label FF
Channel 0, Label 01
Channel 0, Label 00
RECEIVER 0
8K x 8 RAM
HI-3210
HOLT INTEGRATED CIRCUITS
3