欢迎访问ic37.com |
会员登录 免费注册
发布采购

HI-8282J-44 参数 Datasheet PDF下载

HI-8282J-44图片预览
型号: HI-8282J-44
PDF下载: 下载PDF文件 查看货源
内容描述: ARINC 429串行发送器和双接收机 [ARINC 429 SERIAL TRANSMITTER AND DUAL RECEIVER]
分类和应用: 微控制器和处理器串行IO控制器通信控制器外围集成电路接收机数据传输时钟
文件页数/大小: 14 页 / 451 K
品牌: HOLTIC [ HOLT INTEGRATED CIRCUITS ]
 浏览型号HI-8282J-44的Datasheet PDF文件第2页浏览型号HI-8282J-44的Datasheet PDF文件第3页浏览型号HI-8282J-44的Datasheet PDF文件第4页浏览型号HI-8282J-44的Datasheet PDF文件第5页浏览型号HI-8282J-44的Datasheet PDF文件第6页浏览型号HI-8282J-44的Datasheet PDF文件第7页浏览型号HI-8282J-44的Datasheet PDF文件第8页浏览型号HI-8282J-44的Datasheet PDF文件第9页  
HI-8282
January 2001
GENERAL DESCRIPTION
The HI-8282 is a silicon gate CMOS device for interfacing
the ARINC 429 serial data bus to a 16-bit parallel data bus.
Two receivers and an independent transmitter are
provided. The receiver input circuitry and logic are
designed to meet the ARINC 429 specifications for loading,
level detection, timing, and protocol. The transmitter
section provides the ARINC 429 communication protocol.
Additional interface circuitry such as the Holt HI-8382 is
required to translate the 5 volt logic outputs to ARINC 429
drive levels.
The 16-bit parallel data bus exchanges the 32-bit ARINC
data word in two steps when either loading the transmitter
or interrogating the receivers. The data bus interfaces with
CMOS and TTL.
Timing of all the circuitry begins with the master clock input,
CLK. For ARINC 429 applications, the master clock
frequency is 1 MHz.
Each independent receiver monitors the data stream with a
sampling rate 10 times the data rate. The sampling rate is
software selectable at either 1MHz or 125KHz. The results
of a parity check are available as the 32nd ARINC bit. The
HI-8282 examines the null and data timings and will reject
erroneous patterns. For example, with a 125 KHz clock
selection, the data frequency must be between 10.4 KHz
and 15.6 KHz.
The transmitter has a First In, First Out (FIFO) memory to
store 8 ARINC words for transmission. The data rate of the
transmitter is software selectable by dividing the master
clock, CLK, by either 10 or 80. The master clock is used to
set the timing of the ARINC transmission within the required
resolution.
FEATURES
!
ARINC specification 429 compatible
!
16-Bit parallel data bus
!
Direct receiver interface to ARINC bus
!
Timing control 10 times the data rate
!
Selectable data clocks
!
Receiver error rejection per ARINC
specification 429
!
Automatic transmitter data timing
!
Self test mode
!
Parity functions
!
Low power, single 5 volt supply
!
Industrial & full military temperature ranges
!
DESC SMD part number
PIN CONFIGURATION
(Top View)
APPLICATIONS
!
Avionics data communication
!
Serial to parallel conversion
!
Parallel to serial conversion
N/C - 1
D/R1 - 2
D/R2 - 3
SEL - 4
EN1 - 5
EN2 - 6
BD15 - 7
BD14 - 8
BD13 - 9
BD12 - 10
BD11 - 11
HI-8282PQI
&
HI-8282PQT
33 - N/C
32 - N/C
31 - CWSTRX
30 - ENTX
29 - 429DO
28 - 429DO
27 - TX/R
26 - PL2
25 - PL1
24 - BD00
23 - BD01
44-Pin Plastic Quad Flat Pack (PQFP)
(See page 4-38 for additional Package Pin Configurations)
(DS8282 Rev. A)
HOLT INTEGRATED CIRCUITS
4-29
01/01