欢迎访问ic37.com |
会员登录 免费注册
发布采购

GMS30C2132MQ 参数 Datasheet PDF下载

GMS30C2132MQ图片预览
型号: GMS30C2132MQ
PDF下载: 下载PDF文件 查看货源
内容描述: [Digital Signal Processor, 32-Ext Bit, CMOS, PQFP160, MQFP-160]
分类和应用: 外围集成电路
文件页数/大小: 322 页 / 1237 K
品牌: HYNIX [ HYNIX SEMICONDUCTOR ]
 浏览型号GMS30C2132MQ的Datasheet PDF文件第2页浏览型号GMS30C2132MQ的Datasheet PDF文件第3页浏览型号GMS30C2132MQ的Datasheet PDF文件第4页浏览型号GMS30C2132MQ的Datasheet PDF文件第5页浏览型号GMS30C2132MQ的Datasheet PDF文件第7页浏览型号GMS30C2132MQ的Datasheet PDF文件第8页浏览型号GMS30C2132MQ的Datasheet PDF文件第9页浏览型号GMS30C2132MQ的Datasheet PDF文件第10页  
ii
TABLE OF CONTENTS
2. Instructions General
2.1
2.2
2.3
Instruction Notation..........................................................................................2-1
Instruction Execution........................................................................................2-2
Instruction Formats...........................................................................................2-3
2.3.1 Table of Immediate Values ..................................................................2-5
2.3.2 Table of Instruction Codes...................................................................2-6
2.3.3 Table of Extended DSP Instruction Codes ..........................................2-7
2.4 Entry Tables......................................................................................................2-8
2.5 Instruction Timing ..........................................................................................2-12
3. Instruction Set
3.1 Memory Instructions ........................................................................................3-1
3.1.1 Address Modes.....................................................................................3-2
3.1.2 Load Instructions..................................................................................3-7
3.1.3 Store Instructions .................................................................................3-9
3.2 Move Word Instructions.................................................................................3-11
3.3 Move Double-Word Instruction .....................................................................3-11
3.4 Logical Instructions ........................................................................................3-12
3.5 Invert Instruction ............................................................................................3-13
3.6 Mask Instruction.............................................................................................3-13
3.7 Add Instructions .............................................................................................3-14
3.8 Sum Instructions.............................................................................................3-16
3.9 Subtract Instructions.......................................................................................3-17
3.10 Negate Instructions.......................................................................................3-18
3.11 Multiply Word Instruction............................................................................3-19
3.12 Multiply Double-Word Instructions .............................................................3-19
3.13 Divide Instructions .......................................................................................3-20
3.14 Shift Left Instructions...................................................................................3-22
3.15 Shift Right Instructions.................................................................................3-23
3.16 Rotate Left Instruction..................................................................................3-24
3.17 Index Move Instructions...............................................................................3-25
3.18 Check Instructions ........................................................................................3-26
3.19 No Operation Instruction ..............................................................................3-26
3.20 Compare Instructions....................................................................................3-27
3.21 Compare Bit Instructions..............................................................................3-27
3.22 Test Leading Zeros Instruction.....................................................................3-28
3.23 Set Stack Address Instruction.......................................................................3-28
3.24 Set Conditional Instructions .........................................................................3-28
3.25 Branch Instructions.......................................................................................3-30
3.26 Delayed Branch Instructions ........................................................................3-31