欢迎访问ic37.com |
会员登录 免费注册
发布采购

HY5DW283222BF-28 参数 Datasheet PDF下载

HY5DW283222BF-28图片预览
型号: HY5DW283222BF-28
PDF下载: 下载PDF文件 查看货源
内容描述: 128M ( 4Mx32 ) GDDR SDRAM [128M(4Mx32) GDDR SDRAM]
分类和应用: 存储内存集成电路动态存储器双倍数据速率时钟
文件页数/大小: 30 页 / 261 K
品牌: HYNIX [ HYNIX SEMICONDUCTOR ]
 浏览型号HY5DW283222BF-28的Datasheet PDF文件第1页浏览型号HY5DW283222BF-28的Datasheet PDF文件第2页浏览型号HY5DW283222BF-28的Datasheet PDF文件第4页浏览型号HY5DW283222BF-28的Datasheet PDF文件第5页浏览型号HY5DW283222BF-28的Datasheet PDF文件第6页浏览型号HY5DW283222BF-28的Datasheet PDF文件第7页浏览型号HY5DW283222BF-28的Datasheet PDF文件第8页浏览型号HY5DW283222BF-28的Datasheet PDF文件第9页  
1HY5DW283222BF(P)
DESCRIPTION
The Hynix HY5DW283222 is a 134,217,728-bit CMOS Double Data Rate(DDR) Synchronous DRAM, ideally suited for
the point-to-point applications which requires high bandwidth.
The Hynix 4Mx32 DDR SDRAMs offer fully synchronous operations referenced to both rising and falling edges of the
clock. While all addresses and control inputs are latched on the rising edges of the CK (falling edges of the /CK), Data,
Data strobes and Write data masks inputs are sampled on both rising and falling edges of it. The data paths are inter-
nally pipelined and 2-bit prefetched to achieve very high bandwidth. All input and output voltage levels are compatible
with SSTL_2.
FEATURES
The Hynix HY5DW283222BF(P) guarantee until
200MHz speed at DLL_off condition
2.5V V
DD
and 1.8V V
DDQ
+/- 5% power supply
supports
All inputs and outputs are compatible with SSTL_2
interface
12mm x 12mm, 144ball FBGA with 0.8mm pin pitch
Fully differential clock inputs (CK, /CK) operation
Double data rate interface
Source synchronous - data transaction aligned to
bidirectional data strobe (DQS0 ~ DQS3)
Data outputs on DQS edges when read (edged DQ)
Data inputs on DQS centers when write (centered
DQ)
Data(DQ) and Write masks(DM) latched on the both
rising and falling edges of the data strobe
All addresses and control inputs except Data, Data
strobes and Data masks latched on the rising edges
of the clock
Write mask byte controls by DM (DM0 ~ DM3)
Programmable /CAS Latency 5 / 4 / 3 supported
Programmable Burst Length 2 / 4 / 8 with both
sequential and interleave mode
Internal 4 bank operations with single pulsed /RAS
tRAS Lock-Out function supported
Auto refresh and self refresh supported
4096 refresh cycles / 32ms
Half strength and Matched Impedance driver option
controlled by EMRS
ORDERING INFORMATION
Part No.
HY5DW283222BF(P)-2
HY5DW283222BF(P)-22
HY5DW283222BF(P)-25
HY5DW283222BF(P)-28
HY5DW283222BF(P)-33
HY5DW283222BF(P)-36
HY5DW283222BF(P)-4
HY5DW283222BF(P)-5
Power Supply
Clock
Frequency
500MHz
450MHz
400MHz
350MHz
300MHz
275MHz
250MHz
200MHz
Max Data Rate
1000Mbps/pin
900Mbps/pin
800Mbps/pin
700Mbps/pin
600Mbps/pin
550Mbps/pin
500Mbps/pin
400Mbps/pin
interface
Package
V
DD
2.5V
V
DDQ
1.8V
SSTL_2
12mm x 12mm
144Ball FBGA
Note) Hynix supports Lead free parts for each speed grade with same specification, except Lead free materials.
We'll add "P" character after "F" for Lead free product.
For example, the part number of 300MHz Lead free product is
HY5DW283222BFP-33.
Rev. 1.1 / May. 2005
3