HY57V161610D
2 Banks x 512K x 16 Bit Synchronous DRAM
D E S C R IP T IO N
THE Hyundai HY57V161610D is a 16,777,216-bits CMOS Synchronous DRAM, ideally suited for the main memory
and graphic applications which require large memory density and high bandwidth. HY57V161610D is organized as
2banks of 524,288x16.
HY57V161610D is offering fully synchronous operation referenced to a positive edge clock. All inputs and outputs are
synchronized with the rising edge of the clock input. The data paths are internally pipelined to achieve very high band-
width. All input and output voltage levels are compatible with LVTTL.
Programmable options include the length of pipeline (Read latency of 1,2 or 3), the number of consecutive read or
write cycles initiated by a single control command (Burst length of 1,2,4,8 or full page), and the burst count
sequence(sequential or interleave). A burst of read or write cycles in progress can be terminated by a burst terminate
command or can be interrupted and replaced by a new burst read or write command on any cycle. (This pipeline
design is not restricted by a `2N` rule.)
FEATURES
•
•
•
Single 3.0V to 3.6V power supply
Note1)
•
•
•
Auto refresh and self refresh
4096 refresh cycles / 64ms
Programmable Burst Length and Burst Type
- 1, 2, 4, 8 and Full Page for Sequence Burst
All device pins are compatible with LVTTL interface
JEDEC standard 400mil 50pin TSOP-II with 0.8mm
of pin pitch
•
All inputs and outputs referenced to positive edge of
system clock
- 1, 2, 4 and 8 for Interleave Burst
•
Programmable C A S Latency ; 1, 2, 3 Clocks
•
•
Data mask function by UDQM/LDQM
Internal two banks operation
O R D E R IN G IN F O R M A T IO N
Part No.
HY57V161610DTC-5
HY57V161610DTC-55
HY57V161610DTC-6
HY57V161610DTC-7
HY57V161610DTC-8
HY57V161610DTC-10
C lo c k F r e q u e n c y
200MHz
183MHz
166MHz
O rganization
Interface
Package
2Banks x 512Kbits x 16
143MHz
125MHz
100MHz
LVTTL
400mil
50pin TSOP II
Note :
1. V
DD
( m i n ) o f H Y 5 7 V 1 6 1 6 1 0 D T C - 5 / 5 5 i s 3 . 1 5 V
This document is a general product description and is subject to change without notice. Hyundai Electronics does not assume any
responsibility for use of circuits described. No patent licenses are implied
Rev. 3.6/Apr.01
HYNIX [ HYNIX SEMICONDUCTOR ]
