欢迎访问ic37.com |
会员登录 免费注册
发布采购

IC-TW2 参数 Datasheet PDF下载

IC-TW2图片预览
型号: IC-TW2
PDF下载: 下载PDF文件 查看货源
内容描述: 8 - BIT单/集成了EEPROM COS插值IC [8-BIT SIN/COS INTERPOLATION IC WITH INTEGRATED EEPROM]
分类和应用: 可编程只读存储器电动程控只读存储器电可擦编程只读存储器
文件页数/大小: 30 页 / 459 K
品牌: ICHAUS [ IC-HAUS GMBH ]
 浏览型号IC-TW2的Datasheet PDF文件第11页浏览型号IC-TW2的Datasheet PDF文件第12页浏览型号IC-TW2的Datasheet PDF文件第13页浏览型号IC-TW2的Datasheet PDF文件第14页浏览型号IC-TW2的Datasheet PDF文件第16页浏览型号IC-TW2的Datasheet PDF文件第17页浏览型号IC-TW2的Datasheet PDF文件第18页浏览型号IC-TW2的Datasheet PDF文件第19页  
iC-TW2 8-BIT SIN/COS INTERPOLATION IC  
WITH INTEGRATED EEPROM  
Rev D3, Page 15/30  
INDEX GATING  
The iC-TW2 can interface to a wide range of index gat-  
ing sources. Most commonly used are the digital hall  
sensor and the MR sensor bridge. The digital Hall sen-  
sor provides a large swing input signal to the iC-TW2.  
Depending on the polarity of the Hall it is either con-  
nected to pin NINZ or PINZ. Most Hall sensors use an  
open drain stage pulling the output low in the presence  
of a magnetic field. The unused terminal PINZ or NINZ  
should be biased to an adequate mid voltage level to  
ꢇꢈꢉꢊ  
ꢉꢈꢉꢊ  
guarantee good noise margin. The iC-TW2 provides  
a constant 1.21 V at pin VC that can be used for this  
purpose (refer to Figure 6).  
ꢋꢌꢍꢎꢂꢏꢁꢐ  
ꢀꢁꢂꢀꢃꢄ  
ꢃꢅꢅ  
ꢅꢆ  
ꢒꢁꢀꢂ  
ꢀꢁꢀꢂ  
Figure 7: MR sensor index configuration  
ꢅꢆꢇꢆꢈꢉꢊꢋꢌꢉꢊꢊ  
ꢉꢍꢈꢆꢎꢏꢋꢊꢐꢑ  
Index gating should be calibrated at SIN/COS input fre-  
quencies below 5 kHz to minimize the effect of latency.  
Timings shown in Table 17 are valid for input frequen-  
cies below 5 kHz and fsystem of 25 MHz. Once the tim-  
ings are satisfied according to Table 17, correct opera-  
tion is guaranteed up to the maximum input frequency  
as specified in Table 22 on page 19.  
ꢃꢄ  
Parameter Description  
Condition min  
*
Figure 6: Digital Hall sensor index configuration  
tsetup  
Index window setup time no filter  
0.4 µs  
0.5 µs  
16 average 0.7 µs  
An MR sensor differential bridge can also be used to  
gate the index. Typically, the MR sensor provides a  
small signal amplitude. In addition, residual side lobes  
are present that can trigger double indexing. The iC-  
TW2 provides offset control capability to fine tune the  
threshold voltage of the index comparator. This greatly  
simplifies end product calibration as variation in sen-  
sor offset can be compensated for. Figure 8 shows a  
correctly set threshold when using an MR gating sen-  
sor. The side lobes are below the threshold line and  
no parasitic triggering occurs.  
before rising edge of  
Z_W  
8 average  
thold  
Index window hold time  
after falling edge of Z_W 8 average  
no filter  
0.4 µs  
0.5 µs  
16 average 0.7 µs  
* Filter register FILTER(1:0)  
fsystem = 25 MHz, all timings scale with fsystem  
Refer to Table 22 for more information  
Table 17: Index gating and timing