欢迎访问ic37.com |
会员登录 免费注册
发布采购

ICM8010 参数 Datasheet PDF下载

ICM8010图片预览
型号: ICM8010
PDF下载: 下载PDF文件 查看货源
内容描述: 1.2V , 750 KSPS , 10BIT SAR ADC [1.2V , 750 KSPS, 10BIT SAR ADC]
分类和应用:
文件页数/大小: 5 页 / 115 K
品牌: ICMIC [ IC MICROSYSTEMS ]
 浏览型号ICM8010的Datasheet PDF文件第1页浏览型号ICM8010的Datasheet PDF文件第2页浏览型号ICM8010的Datasheet PDF文件第3页浏览型号ICM8010的Datasheet PDF文件第5页  
ICmic
TIMING DIAGRAM
TM
ICM8010
1.2V , 750
K
SPS, 10B
IT
SAR ADC
IC MICROSYSTEMS
DETAILED DESCRIPTION
The ICM8010 is a micropower 1.2V single supply
10-Bit 750 kSPS SAR architecture ADC. It
operates on a 0.9V to 1.32V single supply and
consumes about 500µA supply current when
operating on a 12MHz external clock. The output
throughput rate is a maximum of 750 kSPS when
the DCLK is running at at the maximum frequency
of 12MHz.
The ADC is composed of a high performance
capacitive DAC and a comparator along with SAR
control logic and resistor string segment. The
reference input drives the resistor string directly
and has an input resistance of around 8.5 kΩ.
The ICM8010 comes complete with a high
performance CMOS sample and hold amplifier
made up by the capacitive DAC.
There is shutdown capability which is active
between conversions when CSB is high. The
converter will shut down to under 50
µA
of supply
current.
APPLICATIONS INFORMATION
The ICM8010 has a single ended analog input
which can swing from GND to VDD. The
reference input has a range from GND to VDD and
can be tied to VDD for largest input range.
The ICM8010 uses the DCLK as the external clock
and this controls all the transfer of information to
and from the ADC.
One complete conversion cycle of the ICM8010
will take 16 clock cycles. As CSB is pulled low the
ADC
powers
up
and
initiates
a
sampling/conversion cycle. Data is clocked out
MSB first on the falling edge of the DCLK input.
The analog input is sampled on the first four clock
pulses and then conversion process begins. The
DOUT is available from the falling edge of the 5
th
DCLK pulse MSB first and the LSB is available on
the falling edge of the 14
th
DCLK pulse. Since there
is some propagation delay the DOUT should be
sampled on the rising edge of the following clock
pulse.
Rev. A
ICmic reserves the right to change specifications without prior notice
4