欢迎访问ic37.com |
会员登录 免费注册
发布采购

X24012IS 参数 Datasheet PDF下载

X24012IS图片预览
型号: X24012IS
PDF下载: 下载PDF文件 查看货源
内容描述: 串行E2PROM [Serial E2PROM]
分类和应用: 可编程只读存储器
文件页数/大小: 14 页 / 271 K
品牌: ICMIC [ IC MICROSYSTEMS ]
 浏览型号X24012IS的Datasheet PDF文件第2页浏览型号X24012IS的Datasheet PDF文件第3页浏览型号X24012IS的Datasheet PDF文件第4页浏览型号X24012IS的Datasheet PDF文件第5页浏览型号X24012IS的Datasheet PDF文件第6页浏览型号X24012IS的Datasheet PDF文件第7页浏览型号X24012IS的Datasheet PDF文件第8页浏览型号X24012IS的Datasheet PDF文件第9页  
This X24012 device has been acquired by
IC MICROSYSTEMS from Xicor, Inc.
ICmic
IC MICROSYSTEMS
TM
1K
X24012
Serial E PROM
2
DESCRIPTION
128 x 8 Bit
FEATURES
2.7 to 5.5V Power Supply
Low Power CMOS
—Active Current Less Than 1 mA
—Standby Current Less Than 50
A
Internally Organized 128 x 8
The X24012 is a CMOS 1024 bit serial E PROM,
internally organized as one 128 x 8 bank. The X24012
features a serial interface and software protocol allowing
operation on a simple two wire bus. Three address
inputs allow up to eight devices to share a common two wire
bus.
Xicor E PROMs are designed and tested for applications
requiring extended endurance. Inherent data retention
is greater than 100 years. The X24012 is available in eight
pin DIP and SOIC packages.
2
2
Self Timed Write Cycle
—Typical Write Cycle Time of 5 ms
2 Wire Serial Interface
—Bidirectional Data Transfer Protocol
Four Byte Page Write Operation
—Minimizes Total Write Time Per Byte
High Reliability
—Endurance: 100,000 Cycles
—Data Retention: 100 Years
FUNCTIONAL DIAGRAM
(8) V
CC
(4) V
SS
START CYCLE
(5) SDA
H.V. GENERATION
TIMING
& CONTROL
START
STOP
LOGIC
CONTROL
LOGIC
SLAVE ADDRESS
REGISTER
(6) SCL
(3) A 2
(2) A 1
(1) A 0
+COMPARATOR
LOAD
INC
XDEC
E PROM
32 X 32
2
WORD
ADDRESS
COUNTER
R/W
YDEC
8
CK
PIN
DATA REGISTER
D
OUT
D
OUT
ACK
3847 FHD F01
© Xicor, 1991 Patents Pending
3847-1
1
Characteristics subject to change without notice