欢迎访问ic37.com |
会员登录 免费注册
发布采购

X24320AGG 参数 Datasheet PDF下载

X24320AGG图片预览
型号: X24320AGG
PDF下载: 下载PDF文件 查看货源
内容描述: 400kHz的2线串行E2PROM与锁座 [400KHz 2-Wire Serial E2PROM with Block Lock]
分类和应用: 可编程只读存储器
文件页数/大小: 17 页 / 302 K
品牌: ICMIC [ IC MICROSYSTEMS ]
 浏览型号X24320AGG的Datasheet PDF文件第2页浏览型号X24320AGG的Datasheet PDF文件第3页浏览型号X24320AGG的Datasheet PDF文件第4页浏览型号X24320AGG的Datasheet PDF文件第5页浏览型号X24320AGG的Datasheet PDF文件第6页浏览型号X24320AGG的Datasheet PDF文件第7页浏览型号X24320AGG的Datasheet PDF文件第8页浏览型号X24320AGG的Datasheet PDF文件第9页  
This X24320 device has been acquired by
IC MICROSYSTEMS from Xicor, Inc.
ICmic
TM
IC MICROSYSTEMS
32K
X24320
400KHz 2-Wire Serial E PROM with Block Lock
2
TM
4K x 8 Bit
FEATURES
Save Critical Data with Programmable
Block Lock Protection
2
—Block Lock (0, 1/4, 1/2, or all of E PROM Array)
—Software Write Protection
DESCRIPTION
2
The X24320 is a CMOS Serial E PROM, internally
organized 4K x 8. The device features a serial inter-
face and software protocol allowing operation on a
simple two wire bus. The bus operates at 400 KHz all
the way down to 1.8V.
Three device select inputs (S
0
–S
2
) allow up to eight
devices to share a common two wire bus.
A Write Protect Register at the highest address location,
FFFFh, provides three write protection features:
Software Write Protect, Block Lock Protect, and
Programmable Hardware Write Protect. The Software
Write Protect feature prevents any nonvolatile writes to the
device until the WEL bit in the Write Protect
Register is set. The Block Lock Protection feature gives
the user four array block protect options, set by
programming two bits in the Write Protect Register. The
Programmable Hardware Write Protect feature
allows the user to install the device with WP tied to
V
CC
, write to and Block Lock the desired portions of
the memory array in circuit, and then enable the In
Circuit Programmable ROM Mode by programming the
WPEN bit HIGH in the Write Protect Register. After this,
the Block Locked portions of the array, including
the Write Protect Register itself, are permanently
protected from being erased.
In Circuit Programmable ROM Mode
400KHz 2-Wire Serial Interface
—Programmable Hardware Write Protect
—Schmitt Trigger Input Noise Suppression
—Output Slope Control for Ground Bounce
Noise Elimination
Longer Battery Life With Lower Power
—Active Read Current Less Than 1mA
—Active Write Current Less Than 3mA
—Standby Current Less Than 1µA
1.8V to 3.6V, 2.5V to 5.5V and 4.5V to 5.5V
Power Supply Versions
32 Word Page Write Mode
—Minimizes Total Write Time Per Word
Internally Organized 4K x 8
Bidirectional Data Transfer Protocol
Self-Timed Write Cycle
—Typical Write Cycle Time of 5ms
High Reliability
—Endurance: 100,000 Cycles
—Data Retention: 100 Years
8-Lead SOIC
14-Lead TSSOP
8-Lead PDIP
FUNCTIONAL DIAGRAM
SERIAL E PROM DATA
AND ADDRESS (SDA)
2
DATA REGISTER
Y DECODE LOGIC
COMMAND
DECODE
AND
CONTROL
SERIAL E PROM
ARRAY
2
SCL
PAGE
DECODE
4K x 8
1K x 8
LOGIC
BLOCK LOCK AND
WRITE PROTECT
CONTROL LOGIC
LOGIC
1K x 8
WRITE
PROTECT
S2
S1
S0
DEVICE
SELECT
LOGIC
REGISTER
2K x 8
WP
WRITE VOLTAGE
CONTROL
7035 FM 01
©Xicor,
1995, 1996 Patents Pending
7035-1.2 4/25/97 T0/C2/D0 SH
1
Characteristics subject to change without notice