欢迎访问ic37.com |
会员登录 免费注册
发布采购

X24320AGG 参数 Datasheet PDF下载

X24320AGG图片预览
型号: X24320AGG
PDF下载: 下载PDF文件 查看货源
内容描述: 400kHz的2线串行E2PROM与锁座 [400KHz 2-Wire Serial E2PROM with Block Lock]
分类和应用: 可编程只读存储器
文件页数/大小: 17 页 / 302 K
品牌: ICMIC [ IC MICROSYSTEMS ]
 浏览型号X24320AGG的Datasheet PDF文件第8页浏览型号X24320AGG的Datasheet PDF文件第9页浏览型号X24320AGG的Datasheet PDF文件第10页浏览型号X24320AGG的Datasheet PDF文件第11页浏览型号X24320AGG的Datasheet PDF文件第13页浏览型号X24320AGG的Datasheet PDF文件第14页浏览型号X24320AGG的Datasheet PDF文件第15页浏览型号X24320AGG的Datasheet PDF文件第16页  
X24320
A.C. CONDITIONS OF TEST
Input Pulse Levels
Input Rise and
Fall Times
Input and Output
Timing Levels
EQUIVALENT A.C. LOAD CIRCUIT
V
CC
x 0.1 to V
CC
x 0.9
10ns
V
CC
X 0.5
7003 FRM T08
5V
1.53KΟ
OUTPUT
100pF
7035 FM 13
A.C. OPERATING CHARACTERISTICS
(Over the recommended operating conditions, unless otherwise specified.)
Read
& Write Cycle Limits
Symbol
f
SCL
t
I
t
AA
t
BUF
t
HD:STA
t
LOW
t
HIGH
t
SU:STA
t
HD:DAT
t
SU:DAT
t
R
t
F
t
SU:STO
t
DH
t
OF
Parameter
SCL Clock Frequency
Noise Suppression Time
Constant at SCL, SDA Inputs
Min.
0
50
0.1
1.2
0.6
1.2
0.6
Max.
400
Units
KHz
ns
SCL LOW to SDA Data Out Valid
Time the Bus Must Be Free Before a
New Transmission Can Start
0.9
∝s
∝s
∝s
∝s
∝s
∝s
∝s
ns
Start Condition Hold Time
Clock LOW Period
Clock HIGH Period
Start Condition Setup Time
a Repeated Start Condition)
(for
0.6
0
100
300
300
0.6
50
20+0.1C
b
(5)
300
Data In Hold Time
Data In Setup Time
SDA and SCL Rise Time
SDA and SCL Fall Time
Stop Condition Setup Time
Data Out Hold Time
Output Fall Time
ns
ns
∝s
ns
7003 FRM T09
POWER-UP TIMING
Symbol
t
PUR
t
PUW
(4)
Parameter
Power-up to Read Operation
Power-up to Write Operation
Max.
1
5
Units
ms
ms
7003 FRM T10
Notes:
(4)t
PUR
and t
PUW
are the delays required from the time V
CC
is stable until the specified operation can be initiated.
These parameters are periodically sampled and not 100% tested.
12