X24C01
Figure 6. ACK Polling Sequence
Acknowledge Polling
The disabling of the inputs can be used to take advantage
of the typical 5 ms write cycle time. Once the stop
WRITE OPERATION
COMPLETED
ENTER ACK POLLING
condition is issued to indicate the end of the host’s write
operation the X24C01 initiates the internal write cycle.
ACK polling can be initiated immediately. This involves
issuing the start condition followed by the word address
for a write operation. If the X24C01 is still busy with the
write operation no ACK will be returned. If the X24C01
ISSUE
START
has completed the write operation an ACK will be
returned and the controller can then proceed with the
next read or write operation.
ISSUE SLAVE
ADDRESS AND R/W = 0
ISSUE STOP
READ OPERATIONS
Read operations are initiated in the same manner as
write operations with exception that the R/W bit of the
ACK
RETURNED?
NO
word address is set to a one. There are two basic read
operations: byte read and sequential read.
YES
It should be noted that the ninth clock cycle of the read
operation is not a “don’t care.” To terminate a read
NEXT
OPERATION
A WRITE?
operation, the master must either issue a stop condition
during the ninth cycle or hold SDA HIGH during the ninth
NO
clock cycle and then issue a stop condition.
YES
ISSUE STOP
PROCEED
Byte Read
To initiate a read operation, the master sends a start
condition followed by a seven bit word address and a
read bit. The X24C01 responds with an acknowledge and
then transmits the eight bits of data. The read
PROCEED
operation is terminated by the master; by not responding
with an acknowledge and by issuing a stop condition.
3837 FHD F11
Refer to Figure 7 for the start, word address, read bit,
acknowledge and data transfer sequence.
Figure 7. Byte Read
S
T
A
R
T
S
T
WORD
ADDRESS n
BUS ACTIVITY:
MASTER
O
P
SDA LINE
S
P
A
C
K
L
S
B
M
S
B
R
/
BUS ACTIVITY:
X24C01
DATA n
W
3837 FHD F12
6
ICMIC [ IC MICROSYSTEMS ]
