欢迎访问ic37.com |
会员登录 免费注册
发布采购

X25040SM 参数 Datasheet PDF下载

X25040SM图片预览
型号: X25040SM
PDF下载: 下载PDF文件 查看货源
内容描述: SPI串行E2PROM带座LockTM保护 [SPI Serial E2PROM with Block LockTM Protection]
分类和应用: 内存集成电路光电二极管可编程只读存储器电动程控只读存储器电可擦编程只读存储器时钟
文件页数/大小: 14 页 / 117 K
品牌: ICMIC [ IC MICROSYSTEMS ]
 浏览型号X25040SM的Datasheet PDF文件第2页浏览型号X25040SM的Datasheet PDF文件第3页浏览型号X25040SM的Datasheet PDF文件第4页浏览型号X25040SM的Datasheet PDF文件第5页浏览型号X25040SM的Datasheet PDF文件第6页浏览型号X25040SM的Datasheet PDF文件第7页浏览型号X25040SM的Datasheet PDF文件第8页浏览型号X25040SM的Datasheet PDF文件第9页  
ICmic
TM
This X25040 device has been acquired by
IC MICROSYSTEMS from Xicor, Inc.
IC MICROSYSTEMS
4K
2
X25040
SPI Serial E PROM with Block Lock
TM
512 x 8 Bit
Protection
2
FEATURES
DESCRIPTION
The X25040 is a CMOS 4096-bit serial E PROM, internally
organized as 512 x 8. The X25040 features a Serial
Peripheral Interface (SPI) and software protocol allowing
operation on a simple three-wire bus. The bus
signals are a clock input (SCK) plus separate data in (SI) and
data out (SO) lines. Access to the device is controlled
1MHz Clock Rate
SPI Modes (0,0 & 1,1)
512 X 8 Bits
4 Byte Page Mode
Low Power CMOS
—150
µ
A Standby Current
—3mA Active Current
2.7V To 5.5V Power Supply
Block Lock Protection
Protect 1/4, 1/2 or all of E
2
PROM Array
Built-in Inadvertent Write Protection
—Power-Up/Power-Down protection circuitry
—Write Latch
Write Protect Pin
through a chip select (CS) input, allowing any number of
devices to share the same bus.
The X25040 also features two additional inputs that
provide the end user with added flexibility. By asserting
the HOLD input, the X25040 will ignore transitions on its
inputs, thus allowing the host to service higher priority
interrupts. The WP input can be used as a hardwire input to
the X25040 disabling all write attempts, thus providing
a mechanism for limiting end user capability of altering the
memory.
The X25040 utilizes Xicor’s proprietary Direct Write™ cell,
providing a minimum endurance of 100,000 cycles
per byte and a minimum data retention of 100 years.
Self-Timed Write Cycle
—5ms
Write Cycle Time (Typical)
High Reliability
—Endurance: 100,000 cycles per byte
—Data Retention: 100 Years
ESD protection: 2000V on all pins
8-Lead PDlP Package
8-Lead SOIC Package
FUNCTIONAL DIAGRAM
STATUS
REGISTER
WRITE
PROTECT
LOGIC
X DECODE
LOGIC
512 BYTE
ARRAY
32
SO
SI
SCK
CS
COMMAND
DECODE
32 X 32
HOLD
AND
CONTROL
LOGIC
32
32 X 32
64
64 X 32
WP
WRITE
CONTROL
AND
TIMING
LOGIC
4
8
Y DECODE
DATA REGISTER
Direct Write™ and Block Lock™ Protection is a trademark of Xicor, Inc.
©Xicor, Inc. 1994, 1995, 1996 Patents Pending
6451-3.6 6/10/96 T5/C1/D0 NS
6451 FHD F01
Characteristics subject to change without notice
1