欢迎访问ic37.com |
会员登录 免费注册
发布采购

X25097S 参数 Datasheet PDF下载

X25097S图片预览
型号: X25097S
PDF下载: 下载PDF文件 查看货源
内容描述: 5MHz的低功耗SPI串行E2PROM与IDLockTM记忆 [5MHz Low Power SPI Serial E2PROM with IDLockTM Memory]
分类和应用: 可编程只读存储器
文件页数/大小: 15 页 / 123 K
品牌: ICMIC [ IC MICROSYSTEMS ]
 浏览型号X25097S的Datasheet PDF文件第2页浏览型号X25097S的Datasheet PDF文件第3页浏览型号X25097S的Datasheet PDF文件第4页浏览型号X25097S的Datasheet PDF文件第5页浏览型号X25097S的Datasheet PDF文件第6页浏览型号X25097S的Datasheet PDF文件第7页浏览型号X25097S的Datasheet PDF文件第8页浏览型号X25097S的Datasheet PDF文件第9页  
This X25097 device has been acquired by
IC MICROSYSTEMS from Xicor, Inc.
ICmic
TM
IC MICROSYSTEMS
8K
X25097
DESCRIPTION
1024 x 8 Bit
5MHz Low Power SPI Serial E
2
PROM with IDLock
TM
Memory
FEATURES
•5MHz Clock Rate
•IDLock™ Memory
—IDLock First or Last Page, any 1/4 or Lower 1/2 of
E
2
PROM Array
2
The X25097 is a CMOS 8K-bit serial E PROM, internally
organized as 1024 x 8. The X25097 features a Serial
Peripheral Interface (SPI) and software protocol allowing
operation on a simple four-wire bus. The bus
signals are a clock input (SCK) plus separate data in (SI) and
data out (SO) lines. Access to the device is
controlled through a chip select (CS) input, allowing any
number of devices to share the same bus.
IDLock is a programmble locking mechanism which allows
the user to lock system ID and parametric data in
2
different portions of the E PROM memory space, ranging
from as little as one page to as much as 1/2 of
the total array. The X25097 also features a WP pin that can
be used for hardwire protection of the part, disabling
all write attempts, as well as a Write Enable Latch that must be
set before a write operation can be initiated.
The X25097 utilizes Xicor’s proprietary Direct Write cell,
providing a minimum endurance of 100,000 cycles
per byte and a minimum data retention of 100 years.
TM
•Low Power CMOS
—<1µA Standby Current
—<3mA Active Current during Write
—<400µA Active Current during Read
•1.8V to 3.6V, 2.7V-5.5V or 4.5V to 5.5V Operation
•Built-in Inadvertent Write Protection
—Power-Up/Power-Down Protection Circuitry
—Write Enable Latch
—Write Protect Pin
•SPI Modes (0,0 & 1,1)
•1024 x 8 Bits
—16 Byte Page Mode
•Self-Timed Write Cycle
—5ms Write Cycle Time (Typical)
•High Reliability
—Endurance: 100,000 Cycles/Byte
—Data Retention: 100 Years
—ESD: 2000V on all pins
•8-Lead TSSOP Package
•8-Lead SOIC Package
•8-Lead PDIP Package
FUNCTIONAL DIAGRAM
SI
SO
COMMAND
DECODE
AND
CONTROL
DATA REGISTER
Y DECODE LOGIC
16
8
SCK
X
DECODE
LOGIC
64
LOGIC
8K E PROM
ARRAY
2
(1024 x 8)
CS
WP
WRITE CONTROL LOGIC
HIGH VOLTAGE
CONTROL
7038 FRM F01
Characteristics subject to change without notice
©Xicor,
Inc. 1994, 1995, 1996 Patents Pending
7034-1.1 5/8/97 T1/C0/D0 SH
1