欢迎访问ic37.com |
会员登录 免费注册
发布采购

X25160P-2.7 参数 Datasheet PDF下载

X25160P-2.7图片预览
型号: X25160P-2.7
PDF下载: 下载PDF文件 查看货源
内容描述: SPI串行E2PROM带座LockTM保护 [SPI Serial E2PROM With Block LockTM Protection]
分类和应用: 内存集成电路光电二极管可编程只读存储器电动程控只读存储器电可擦编程只读存储器时钟
文件页数/大小: 15 页 / 127 K
品牌: ICMIC [ IC MICROSYSTEMS ]
 浏览型号X25160P-2.7的Datasheet PDF文件第2页浏览型号X25160P-2.7的Datasheet PDF文件第3页浏览型号X25160P-2.7的Datasheet PDF文件第4页浏览型号X25160P-2.7的Datasheet PDF文件第5页浏览型号X25160P-2.7的Datasheet PDF文件第6页浏览型号X25160P-2.7的Datasheet PDF文件第7页浏览型号X25160P-2.7的Datasheet PDF文件第8页浏览型号X25160P-2.7的Datasheet PDF文件第9页  
ICmic
TM
This X25160 device has been acquired by
IC MICROSYSTEMS from Xicor, Inc.
IC MICROSYSTEMS
16K
2
X25160
SPI Serial E PROM With Block Lock
TM
Protection
DESCRIPTION
2K x 8 Bit
FEATURES
•2MHz Clock Rate
•SPI Modes (0,0 & 1,1)
•2K X 8 Bits
— 32 Byte Page Mode
•Low Power CMOS
The X25160 is a CMOS 16384-bit serial E PROM,
internally organized as 2K x 8. The X25160 features a
Serial Peripheral Interface (SPI) and software protocol
allowing operation on a simple three-wire bus. The bus
signals are a clock input (SCK) plus separate data in (SI) and
data out (SO) lines. Access to the device is con-
2
— <1
µ
A Standby Current
— <5mA Active Current
•2.7V To 5.5V Power Supply
•Block Lock Protection
2
— Protect 1/4, 1/2 or all of E PROM Array
•Built-in Inadvertent Write Protection
— Power-Up/Power-Down protection circuitry
— Write Enable Latch
trolled through a chip select (CS) input, allowing any
number of devices to share the same bus.
The X25160 also features two additional inputs that
provide the end user with added flexibility. By asserting
the HOLD input, the X25160 will ignore transitions on its
inputs, thus allowing the host to service higher priority
interrupts. The WP input can be used as a hardwire input to
the X25160 disabling all write attempts to the status
register, thus providing a mechanism for limiting end user
capability of altering 0, 1/4, 1/2 or all of the memory.
The X25160 utilizes Xicor’s proprietary Direct Write™ cell,
providing a minimum endurance of 100,000 cycles
and a minimum data retention of 100 years.
— Write Protect Pin
•Self-Timed Write Cycle
— 5ms Write Cycle Time (Typical)
•High Reliability
— Endurance: 100,000 cycles
— Data Retention: 100 Years
— ESD protection: 2000V on all pins
•8-Lead PDlP Package
•8-Lead SOIC Package
•14-Lead TSSOP Package
FUNCTIONAL DIAGRAM
STATUS
REGISTER
WRITE
PROTECT
LOGIC
X DECODE
LOGIC
16
2K BYTE
ARRAY
16 X 256
SO
SI
SCK
CS
HOLD
COMMAND
DECODE
AND
CONTROL
LOGIC
16
16 X 256
32
32 X 256
WP
WRITE
CONTROL
AND
TIMING
LOGIC
32
8
Y DECODE
DATA REGISTER
3064 ILL F01
Direct Write™ and Block Lock™ Protection is a trademark of Xicor, Inc.
©Xicor, Inc. 1994, 1995, 1996 Patents Pending
3064-3.9 6/11/96 T4/C1/D0 NS
1
Characteristics subject to change without notice