欢迎访问ic37.com |
会员登录 免费注册
发布采购

X25642S 参数 Datasheet PDF下载

X25642S图片预览
型号: X25642S
PDF下载: 下载PDF文件 查看货源
内容描述: 先进的SPI串行E2PROM与块锁保护 [Advanced SPI Serial E2PROM with Block Lock Protection]
分类和应用: 可编程只读存储器
文件页数/大小: 16 页 / 135 K
品牌: ICMIC [ IC MICROSYSTEMS ]
 浏览型号X25642S的Datasheet PDF文件第2页浏览型号X25642S的Datasheet PDF文件第3页浏览型号X25642S的Datasheet PDF文件第4页浏览型号X25642S的Datasheet PDF文件第5页浏览型号X25642S的Datasheet PDF文件第6页浏览型号X25642S的Datasheet PDF文件第7页浏览型号X25642S的Datasheet PDF文件第8页浏览型号X25642S的Datasheet PDF文件第9页  
This X25642 device has been acquired by
IC MICROSYSTEMS from Xicor, Inc.
ICmic
TM
IC MICROSYSTEMS
64K
2
X25642
Advanced SPI Serial E PROM with Block Lock
TM
8K x 8 Bit
Protection
FEATURES
2MHz Clock Rate
Low Power CMOS
—<1µA Standby Current
—<5mA Active Current
2.7V To 5.5V Power Supply
SPI Modes (0,0 & 1,1)
8K X 8 Bits
—32 Byte Page Mode
Block Lock Protection
2
—Protect 1/4, 1/2 or all of E PROM Array
Built-in Inadvertent Write Protection
—Power-Up/Down protection circuitry
—Write Enable Latch
—Write Protect Pin
Self-Timed Write Cycle
—5ms Write Cycle Time (Typical)
High Reliability
—Endurance: 100,000 cycles
—Data Retention: 100 Years
—ESD protection: 2000V on all pins
Packages
—8-Lead PDIP
—8-Lead SOIC
—14-Lead SOIC
—20-Lead TSSOP
FUNCTIONAL DIAGRAM
STATUS
REGISTER
WRITE
PROTECT
LOGIC
DESCRIPTION
2
The X25642 is a CMOS 65,536-bit serial E PROM,
internally organized as 8K x 8. The X25642 features a
Serial Peripheral Interface (SPI) and software protocol
allowing operation on a simple three-wire bus. The bus
signals are a clock input (SCK) plus separate data in (SI)
and data out (SO) lines. Access to the device is
controlled through a chip select (CS) input, allowing any
number of devices to share the same bus.
The X25642 also features two additional inputs that
provide the end user with added flexibility. By
asserting the HOLD input, the X25642 will ignore tran-
sitions on its inputs, thus allowing the host to service
higher priority interrupts. The WP input can be used as a
hardwire input to the X25642 disabling all write
attempts to the status register, thus providing a mech-
anism for limiting end user capability of altering 0, 1/4,
1/2 or all of the memory.
The X25642 utilizes Xicor’s proprietary Direct Write
TM
cell,
providing a minimum endurance of 100,000
cycles and a minimum data retention of 100 years.
X DECODE
LOGIC
8K BYTE
ARRAY
64
64 X 256
SO
SI
SCK
CS
COMMAND
DECODE
HOLD
AND
CONTROL
LOGIC
64
64 X 256
128
128 X 256
WP
WRITE
CONTROL
AND
TIMING
LOGIC
32
8
Y DECODE
DATA REGISTER
3132 ILL F01.1
Direct Write
TM
and Block Lock Protection
TM
is a trademark of Xicor, Inc.
1
Characteristics subject to change without notice
©Xicor,
Inc. 1994, 1995, 1996 Patents Pending
3132-1.0 1/17/97 T5/C0/D1 SH