欢迎访问ic37.com |
会员登录 免费注册
发布采购

ICS1526GLF 参数 Datasheet PDF下载

ICS1526GLF图片预览
型号: ICS1526GLF
PDF下载: 下载PDF文件 查看货源
内容描述: 视频时钟合成器 [Video Clock Synthesizer]
分类和应用: 逻辑集成电路光电二极管驱动时钟
文件页数/大小: 11 页 / 613 K
品牌: ICS [ INTEGRATED CIRCUIT SYSTEMS ]
 浏览型号ICS1526GLF的Datasheet PDF文件第2页浏览型号ICS1526GLF的Datasheet PDF文件第3页浏览型号ICS1526GLF的Datasheet PDF文件第4页浏览型号ICS1526GLF的Datasheet PDF文件第5页浏览型号ICS1526GLF的Datasheet PDF文件第6页浏览型号ICS1526GLF的Datasheet PDF文件第7页浏览型号ICS1526GLF的Datasheet PDF文件第8页浏览型号ICS1526GLF的Datasheet PDF文件第9页  
Integrated Circuit Systems
Preliminary Data Sheet
ICS1526
Video Clock Synthesizer
General Description
The ICS1526 is a low-cost, high-performance
frequency generator. It is suited to general purpose
phase controlled clock synthesis as well as
line-locked and genlocked high-resolution video
applications. Using ICS’s advanced low-voltage
CMOS mixed-mode technology, the ICS1526 is an
effective clock synthesizer that supports video
projectors and displays at resolutions from VGA to
beyond XGA.
The ICS1526 offers single-ended clock outputs to 200
MHz. The HSYNC_out, and VSYNC_out pins provide
the regenerated versions of the HSYNC and VSYNC
inputs synchronous to the CLK output.
The advanced PLL uses its internal programmable
feedback divider. The device is programmed by a
standard I
2
C-bus™ serial interface and is available in
a TSSOP16 package.
Features
• Lead-free packaging (Pb-free)
• Low jitter (typical 27 ps short term jitter)
• Wide input frequency range
• 8 kHz to 100 MHz
• LVCMOS single-ended clock outputs
• Up to 200 MHz
• Uses 3.3 V power supply
• 5 Volt tolerant Inputs (HSYNC, VSYNC)
• Coast (ignore HSYNC) capability via VSYNC pin
• Industry standard I
2
C-bus programming interface
• PLL Lock detection via I
2
C or LOCK output pin
• 16-pin TSSOP package
Applications
• Frequency synthesis
• LCD monitors, video projectors and plasma displays
• Genlocking multiple video subsystems
ICS1526 Functional Diagram
Pin Configuration (16-pin TSSOP)
OSC
HSYNC
VSYNC
I
2
C
HSYNC_out
ICS1526
VSYNC_out
CLK
LOCK
VSSD
SDA
SCL
VSYNC
HSYNC
VDDA
VSSA
OSC
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
VDDD
VSSQ
VSYNC_out
VDDQ
CLK
HSYNC_out
LOCK
I2CADR
MDS 1526 I
ICS reserves the right to make changes in the preliminary device data
identified in this publication without notice. ICS advises its customers
to obtain the latest version of all device data to verify that information
being relied upon is current and accurate.
Revision 020304