欢迎访问ic37.com |
会员登录 免费注册
发布采购

ICS307M-02LF 参数 Datasheet PDF下载

ICS307M-02LF图片预览
型号: ICS307M-02LF
PDF下载: 下载PDF文件 查看货源
内容描述: 串行可编程时钟源 [SERIALLY PROGRAMMABLE CLOCK SOURCE]
分类和应用: 晶体外围集成电路光电二极管时钟
文件页数/大小: 9 页 / 198 K
品牌: ICS [ INTEGRATED CIRCUIT SYSTEMS ]
 浏览型号ICS307M-02LF的Datasheet PDF文件第2页浏览型号ICS307M-02LF的Datasheet PDF文件第3页浏览型号ICS307M-02LF的Datasheet PDF文件第4页浏览型号ICS307M-02LF的Datasheet PDF文件第5页浏览型号ICS307M-02LF的Datasheet PDF文件第6页浏览型号ICS307M-02LF的Datasheet PDF文件第7页浏览型号ICS307M-02LF的Datasheet PDF文件第8页浏览型号ICS307M-02LF的Datasheet PDF文件第9页  
ICS307-01/02
S
ERIALLY
P
ROGRAMMABLE
C
LOCK
S
OURCE
Description
The ICS307-01 and ICS307-02 are versatile serially
programmable clock sources which take up very little
board space. They can generate any frequency from 6
to 200 MHz and have a second configurable output.
The outputs can be reprogrammed on the fly and will
lock to a new frequency in 10 ms or less. Smooth
transitions (in which the clock duty cycle remains near
50%) are guaranteed if the output divider is not
changed.
The devices includes a PDTS pin which tri-states the
output clocks and powers down the entire chip.
The ICS307-02 features a default clock output at
start-up and is recommended for all new designs.
This product is intended for clock generation. It has low
output jitter (variation in the output period), but input to
output skew and jitter are not defined nor guaranteed.
For applications which require defined input to output
skew, use the ICS527-01.
Features
Packaged in 16-pin (150 mil wide) SOIC
ICS307M-02 and -02I available in Pb (lead) free
package
Highly accurate frequency generation
Serially programmable: user determines the output
frequency via a 3 wire interface
Eliminates need for custom quartz
Input crystal frequency of 5 - 27 MHz
Output clock frequencies up to 200 MHz
Power down tri-state mode
Very low jitter
Operating voltage of 3.3 V or 5 V
25 mA drive capability at TTL levels
Industrial temperature version available
Block Diagram
VDD
TTL
SCLK
DATA
STROBE
X1/ICLK
Crystal or
clock input
Crystal
Oscillator
X2
Shift
Register
9
2
3
2
7
R6:R7
Reference
Divider
V8:V0
C1:C0
S2:S0
F1:F0
VCO
Divider
CLK1
Phase Comparator,
Charge Pump, and
Loop Filter
VCO
Output
Divider
Function
Select
3
S2:S0
GND
3
F1:F0
PDTS
CLK2
Optional crystal capacitors
MDS 307-01/02 F
I n t e gra te d C i r c u i t S y s t e m s
1
5 25 Race Stre et, San Jo se, CA 9 5126
Revision 121304
te l (40 8) 2 97-12 01
w w w. i c st . c o m