欢迎访问ic37.com |
会员登录 免费注册
发布采购

ICS348RP 参数 Datasheet PDF下载

ICS348RP图片预览
型号: ICS348RP
PDF下载: 下载PDF文件 查看货源
内容描述: 四PLL现场可编程VersaClock合成 [Quad PLL Field Programmable VersaClock Synthesizer]
分类和应用: 晶体外围集成电路光电二极管时钟
文件页数/大小: 7 页 / 156 K
品牌: ICS [ INTEGRATED CIRCUIT SYSTEMS ]
 浏览型号ICS348RP的Datasheet PDF文件第2页浏览型号ICS348RP的Datasheet PDF文件第3页浏览型号ICS348RP的Datasheet PDF文件第4页浏览型号ICS348RP的Datasheet PDF文件第5页浏览型号ICS348RP的Datasheet PDF文件第6页浏览型号ICS348RP的Datasheet PDF文件第7页  
ICS348
Quad PLL Field Programmable VersaClock Synthesizer
Description
The ICS348 field programmable clock synthesizer
generates up to 9 high-quality, high-frequency clock
outputs including multiple reference clocks from a low
frequency crystal or clock input. The ICS348 has 4
independent on-chip PLLs and is designed to replace
crystals and crystal oscillators in most electronic
systems.
Using ICS’ VersaClock software to configure PLLs
and outputs, the ICS348 contains a One-Time
Programmable (OTP) ROM to allow field
programmability. Programming features include eight
selectable configuration registers, up to two sets of four
low-skew outputs.
Using Phase-Locked Loop (PLL) techniques, the
device runs from a standard fundamental mode,
inexpensive crystal, or clock. It can replace multiple
crystals and oscillators, saving board space and cost.
The ICS348 is also available in factory programmed
custom versions for high-volume applications.
TM
Features
Packaged as 20-pin SSOP (QSOP)
Eight addressable registers
Replaces multiple crystals and oscillators
Output frequencies up to 200 MHz at 3.3V
Input crystal frequency of 5 to 27 MHz
Input clock frequency of 2 to 50 MHz
Up to nine reference outputs
Up to two sets of four low-skew outputs
Operating voltages of 3.3 V
Advanced, low power CMOS process
For one output clock, use the ICS341 (8-pin). For two
output clocks, use the ICS342 (8-pin). For three
output clocks, use the ICS343 (8-pin). For more than
three outputs, use the ICS345 or ICS348.
Available in Pb (lead) free packaging
Block Diagram
V DD
3
S 2:S 0
3
O TP
ROM
w ith
P LL
V alues
P LL1
CLK1
CLK2
P LL2
P LL3
C rystal or
clock input
X 1/IC LK
C rystal
O scillator
X2
GND
2
P LL4
Divide
Logic
and
Output
Enable
Control
CLK3
CLK4
CLK5
CLK6
CLK7
CLK8
CLK9
E xternal capacitors are
required w ith a crystal input.
P D TS
MDS 348 H
Integrated Circuit Systems, Inc.
1
525 Race Street, San Jose, CA 95126
Revision 051705
tel (408) 297-1201
www.icst.com