欢迎访问ic37.com |
会员登录 免费注册
发布采购

ICS511MI 参数 Datasheet PDF下载

ICS511MI图片预览
型号: ICS511MI
PDF下载: 下载PDF文件 查看货源
内容描述: LOCO ™ PLL时钟乘法器 [LOCO⑩ PLL Clock Multiplier]
分类和应用: 晶体外围集成电路光电二极管时钟
文件页数/大小: 8 页 / 163 K
品牌: ICS [ INTEGRATED CIRCUIT SYSTEMS ]
 浏览型号ICS511MI的Datasheet PDF文件第2页浏览型号ICS511MI的Datasheet PDF文件第3页浏览型号ICS511MI的Datasheet PDF文件第4页浏览型号ICS511MI的Datasheet PDF文件第5页浏览型号ICS511MI的Datasheet PDF文件第6页浏览型号ICS511MI的Datasheet PDF文件第7页浏览型号ICS511MI的Datasheet PDF文件第8页  
ICS511
LOCO
TM
PLL C
LOCK
M
ULTIPLIER
Description
The ICS511 LOCO
TM
is the most cost effective way to
generate a high quality, high frequency clock output
from a lower frequency crystal or clock input. The name
LOCO stands for Low Cost Oscillator, as it is designed
to replace crystal oscillators in most electronic
systems. Using Phase-Locked Loop (PLL) techniques,
the device uses a standard fundamental mode,
inexpensive crystal to produce output clocks up to 200
MHz.
Stored in the chip’s ROM is the ability to generate nine
different multiplication factors, allowing one chip to
output many common frequencies (see table on page
2).
The device also has an output enable pin which
tri-states the clock output when the OE pin is taken low.
This product is intended for clock generation. It has low
output jitter (variation in the output period), but input to
output skew and jitter are not defined nor guaranteed.
For applications which require defined input to output
skew, use the ICS570B.
Features
Packaged as 8-pin SOIC or die
Available in Pb (lead) free package
Upgrade of popular ICS501 with:
- changed multiplier table
- faster operating frequencies
- output duty cycle at VDD/2
Zero ppm multiplication error
Input crystal frequency of 5 - 27 MHz
Input clock frequency of 2 - 50 MHz
Output clock frequencies up to 200 MHz
Extremely low jitter of 25 ps (one sigma)
Compatible with all popular CPUs
Duty cycle of 45/55 up to 200 MHz
Mask option for nine selectable frequencies
Operating voltage of 3.3 V or 5 V
Tri-state output for board level testing
Industrial temperature version available
Advanced, low power CMOS process
Block Diagram
VDD
S1:0
X1/ICLK
Crystal or
Clock input
X2
2
Crystal
Oscillator
PLL Clock
Multiplier
Circuitry
and ROM
CLK
Optional crystal capacitors
GND
OE
MDS 511 G
I n t e gra te d C i r c u i t S y s t e m s
1
5 25 Race Stre et, San Jo se, CA 9 5126
Revision 102504
te l (40 8) 2 97-12 01
w w w. i c st . c o m