欢迎访问ic37.com |
会员登录 免费注册
发布采购

ICS525R-03IT 参数 Datasheet PDF下载

ICS525R-03IT图片预览
型号: ICS525R-03IT
PDF下载: 下载PDF文件 查看货源
内容描述: PECL输入奥斯卡TM用户可配置的时钟 [PECL Input OSCaR-TM USER Configurable Clock]
分类和应用: 晶体外围集成电路光电二极管时钟
文件页数/大小: 7 页 / 143 K
品牌: ICS [ INTEGRATED CIRCUIT SYSTEMS ]
 浏览型号ICS525R-03IT的Datasheet PDF文件第2页浏览型号ICS525R-03IT的Datasheet PDF文件第3页浏览型号ICS525R-03IT的Datasheet PDF文件第4页浏览型号ICS525R-03IT的Datasheet PDF文件第5页浏览型号ICS525R-03IT的Datasheet PDF文件第6页浏览型号ICS525R-03IT的Datasheet PDF文件第7页  
ICS525-03
PECL Input OSCaR™ User Configurable Clock
Description
The ICS525-03 are the most flexible way to generate a
high-quality, high-accuracy, high-frequency clock
output from a PECL input. The name OSCaR stands
for OSCillator Replacement, as they are designed to
replace crystal oscillators in almost any electronic
system. The user can configure the device to produce
nearly any output frequency from any input frequency
by grounding or floating the select pins. Neither
microcontroller, software, nor device programmer are
needed to set the frequency. Using Phase-Locked
Loop (PLL) techniques, the device accepts a PECL
clock to produce output clocks up to 250 MHz, keeping
them frequency locked together. Resistors are for
PECL outputs only.
For simple multipliers to produce common frequencies,
refer to the LOCO
TM
family of parts, which are smaller
and more cost effective.
This product is intended for clock generation. It has low
output jitter (variation in the output period), but input to
output skew and jitter are not defined nor guaranteed.
Features
Packaged as 28-pin SSOP (150 mil body)
Highly accurate frequency generation
User determines the output frequency by setting all
internal dividers
Eliminates need for custom oscillators
No software needed
Pull-ups on all select inputs
PECL input clock frequency of 0.5 to 250 MHz
Output clock frequencies up to 250 MHz
Very low jitter
Operating voltage of 3.0 V or 5.5 V
25 mA drive capability at TTL levels
Ideal for oscillator replacement
Industrial temperature
Available in Pb (lead) free package
Advanced, low-power CMOS process
Block Diagram
2
VDD
VDD
62 Ohm
CLK1
PECLIN
PECLIN
Reference
Divider
Phase Comparator,
Charge Pump, and
Loop Filter
VCO
Divider
VCO
Output
Divider
270 Ohm
VDD
62 Ohm
CLK2
7
R6:R0
2
GND
9
V8:V0
3
S2:S0
270 Ohm
RES
MDS 525-03 H
Integrated Circuit Systems, Inc.
1
525 Race Street, San Jose, CA 95126
Revision 010906
tel (408) 297-1201
www.icst.com