欢迎访问ic37.com |
会员登录 免费注册
发布采购

ICS83905AMLF 参数 Datasheet PDF下载

ICS83905AMLF图片预览
型号: ICS83905AMLF
PDF下载: 下载PDF文件 查看货源
内容描述: 低偏移, 1 : 6晶界面, TOLVCMOS / LVTTL扇出缓冲器 [LOW SKEW, 1:6 CRYSTAL INTERFACE-TOLVCMOS / LVTTL FANOUT BUFFER]
分类和应用: 晶体外围集成电路光电二极管时钟
文件页数/大小: 14 页 / 362 K
品牌: ICS [ INTEGRATED CIRCUIT SYSTEMS ]
 浏览型号ICS83905AMLF的Datasheet PDF文件第2页浏览型号ICS83905AMLF的Datasheet PDF文件第3页浏览型号ICS83905AMLF的Datasheet PDF文件第4页浏览型号ICS83905AMLF的Datasheet PDF文件第5页浏览型号ICS83905AMLF的Datasheet PDF文件第6页浏览型号ICS83905AMLF的Datasheet PDF文件第7页浏览型号ICS83905AMLF的Datasheet PDF文件第8页浏览型号ICS83905AMLF的Datasheet PDF文件第9页  
PRELIMINARY
Integrated
Circuit
Systems, Inc.
ICS83905
L
OW
S
KEW
, 1:6 C
RYSTAL
I
NTERFACE
-
TO
-
LVCMOS / LVTTL F
ANOUT
B
UFFER
F
EATURES
6 LVCMOS / LVTTL outputs
Crystal oscillator interface
Output frequency range: 10MHz to 50MHz
Crystal input frequency range: 10MHz to 50MHz
Output skew: 10ps (typical)
5V tolerant enable inputs
Synchronous output enables
Operating supply modes: Full 3.3V, 2.5V and 1.8V,
mixed 3.3Vcore/2.5V or1.8V operating supply, and
mixed 2.5V core/1.8V operating supply
0°C to 70°C ambient operating temperature
Lead-Free package fully RoHS compliant
Pin compatible to MPC905
Industrial version available upon request
G
ENERAL
D
ESCRIPTION
The ICS83905 is a low skew, 1-to-6 LVCMOS /
LVTTL Fanout Buffer and a member of the
HiPerClockS™
HiPerClockS™ family of High Performance Clock
Solutions from ICS. The ICS83905 single ended
clock input accepts LVCMOS or LVTTL input lev-
els. The low impedance LVCMOS/LVTTL outputs are designed
to drive 50Ω series or parallel terminated transmission lines.
The effective fanout can be increased from 6 to 12 by utilizing
the ability of the outputs to drive two series terminated lines.
ICS
The ICS83905 is characterized at full 3.3V, 2.5V, and 1.8V,
mixed 3.3V/2.5V, 3.3V/1.8V and 2.5V/1.8V output operating
supply mode. Guaranteed output and part-to-part skew char-
acteristics along with the 1.8V output capabilities makes the
ICS83905 ideal for high performance, single ended applica-
tions that also require a limited output voltage.
B
LOCK
D
IAGRAM
P
IN
A
SSIGNMENT
BCLK0
XTAL_OUT
ENABLE 2
GND
BCLK0
V
DD
o
BCLK1
GND
BCLK2
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
XTAL_IN
ENABLE 1
BCLK5
V
DDO
BCLK4
GND
BCLK3
V
DD
BCLK1
XTAL_IN
BCLK2
XTAL_OUT
ICS83905
BCLK3
BCLK4
ENABLE 1
16-Lead SOIC
3.9mm x 9.9mm x 1.38mm body package
M Pacakge
Top View
SYNCHRONIZE
BCLK5
ICS83905
16-Lead TSSOP
4.4mm x 3.0mm x 0.92mm body package
G Pacakge
Top View
XTAL_OUT
ENABLE2
ENABLE1
XTAL_IN
ENABLE 2
SYNCHRONIZE
GND
GND
BCLK0
V
DDO
BCLK1
1
2
20 19 18 17 16
ICS83905
15
nc
BCLK5
V
DDO
BCLK4
GND
GND
20-Lead VFQFN
14
4mm x 4mm x 0.9mm
3
body package 13
4
K Package
12
5
6
GND
Top View
7
GND
11
BCLK3
8
BCLK2
9 10
V
DD
The Preliminary Information presented herein represents a product in prototyping or pre-production. The noted characteristics are based on initial
product characterization. Integrated Circuit Systems, Incorporated (ICS) reserves the right to change any circuitry or specifications without notice.
83905AM
http://www.icst.com/products/hiperclocks.html
1
REV. A JANUARY 20, 2005